[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87zgvpezbz.ffs@nanos.tec.linutronix.de>
Date: Thu, 17 Jun 2021 09:15:44 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: "Liang\, Kan" <kan.liang@...ux.intel.com>,
LKML <linux-kernel@...r.kernel.org>
Cc: Andy Lutomirski <luto@...nel.org>,
Dave Hansen <dave.hansen@...ux.intel.com>,
Fenghua Yu <fenghua.yu@...el.com>,
Tony Luck <tony.luck@...el.com>,
Yu-cheng Yu <yu-cheng.yu@...el.com>,
Sebastian Andrzej Siewior <bigeasy@...utronix.de>,
Borislav Petkov <bp@...e.de>,
Peter Zijlstra <peterz@...radead.org>
Subject: Re: [patch V2 32/52] x86/fpu/xstate: Sanitize handling of independent features
On Wed, Jun 16 2021 at 16:04, Kan Liang wrote:
> On 6/14/2021 11:44 AM, Thomas Gleixner wrote:
>> intel_pmu_store_lbr(cpuc, xsave->lbr.entries);
>> }
>
> I tested the LBR Xsave feature on a Alder Lake machine. It looks good.
>
> However, when I did other CPU hotplug test, it gave me an Oops.
Sigh. Yes. I know where this comes from. Brilliant crap that.
Thanks,
tglx
Powered by blists - more mailing lists