[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210623024327.15029-1-paul.davey@alliedtelesis.co.nz>
Date: Wed, 23 Jun 2021 14:43:25 +1200
From: Paul Davey <paul.davey@...iedtelesis.co.nz>
To: Manivannan Sadhasivam <mani@...nel.org>
Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
Bhaumik Bhatt <bbhatt@...eaurora.org>,
Hemant Kumar <hemantk@...eaurora.org>,
Paul Davey <paul.davey@...iedtelesis.co.nz>
Subject: [PATCH v2 0/2] bus: mhi: Fix MHI on big endian architectures
I encountered some problems getting the MHI driver to work on an Octeon
3 platform these seem to all be related to endianness issues. The modem
interface appears to require the DMA structures to be in little endian,
however the MHI core driver was assembling them in native endianness.
Using little endian explicitly allows the interface to function as
expected.
Changes in v2:
- use __fls instead of find_last_bit in pm_state conversion patch as
requested by Hemant Kumar <hemantk@...eaurora.org>
Paul Davey (2):
bus: mhi: Fix pm_state conversion to string
bus: mhi: Fix MHI DMA structure endianness
drivers/bus/mhi/core/debugfs.c | 26 +++----
drivers/bus/mhi/core/init.c | 43 ++++++-----
drivers/bus/mhi/core/internal.h | 129 ++++++++++++++++----------------
drivers/bus/mhi/core/main.c | 36 ++++-----
drivers/bus/mhi/core/pm.c | 8 +-
5 files changed, 124 insertions(+), 118 deletions(-)
--
2.32.0
Powered by blists - more mailing lists