lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <162445735726.18490.16882264115917693915.b4-ty@arm.com>
Date:   Wed, 23 Jun 2021 15:10:41 +0100
From:   Lorenzo Pieralisi <lorenzo.pieralisi@....com>
To:     Martin Blumenstingl <martin.blumenstingl@...glemail.com>,
        linux-pci@...r.kernel.org, robh@...nel.org
Cc:     Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
        linux-kernel@...r.kernel.org, bhelgaas@...gle.com
Subject: Re: [PATCH] PCI: dwc/intel-gw: Fix enabling the legacy PCI interrupt lines

On Wed, 6 Jan 2021 14:55:40 +0100, Martin Blumenstingl wrote:
> The legacy PCI interrupt lines need to be enabled using PCIE_APP_IRNEN
> bits 13 (INTA), 14 (INTB), 15 (INTC) and 16 (INTD). The old code however
> was taking (for example) "13" as raw value instead of taking BIT(13).
> Define the legacy PCI interrupt bits using the BIT() macro and then use
> these in PCIE_APP_IRN_INT.

Applied to pci/dwc, thanks!

[1/1] PCI: dwc/intel-gw: Fix enabling the legacy PCI interrupt lines
      https://git.kernel.org/lpieralisi/pci/c/263dcd1abf

Thanks,
Lorenzo

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ