lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <162484265822.3259633.1205812088952427742@swboyd.mtv.corp.google.com>
Date:   Sun, 27 Jun 2021 18:10:58 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     liambeguin@...il.com, mturquette@...libre.com
Cc:     julia.lawall@...ia.fr, linux-clk@...r.kernel.org,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
        robh+dt@...nel.org
Subject: Re: [PATCH v5 2/3] clk: lmk04832: add support for digital delay

Quoting Liam Beguin (2021-04-22 17:40:56)
> From: Liam Beguin <lvb@...hos.com>
> 
> The digital delay allows outputs to be delayed from 8 to 1023 VCO
> cycles. The delay step can be as small as half the period of the clock
> distribution path. For example, a 3.2-GHz VCO frequency results in
> 156.25-ps steps.  The digital delay value takes effect on the clock
> output phase after a SYNC event.
> 
> This is required to support JESD204B subclass 1.
> 
> Signed-off-by: Liam Beguin <lvb@...hos.com>
> ---

Applied to clk-next

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ