[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1625087320-194204-7-git-send-email-kan.liang@linux.intel.com>
Date: Wed, 30 Jun 2021 14:08:30 -0700
From: kan.liang@...ux.intel.com
To: peterz@...radead.org, mingo@...hat.com, gregkh@...uxfoundation.org,
acme@...nel.org, linux-kernel@...r.kernel.org
Cc: eranian@...gle.com, namhyung@...nel.org, jolsa@...hat.com,
ak@...ux.intel.com, yao.jin@...ux.intel.com,
Kan Liang <kan.liang@...ux.intel.com>
Subject: [PATCH V4 06/16] perf/x86/intel/uncore: Add Sapphire Rapids server PCU support
From: Kan Liang <kan.liang@...ux.intel.com>
The PCU is the primary power controller for the Sapphire Rapids.
Except the name, all the information can be retrieved from the discovery
tables.
Reviewed-by: Andi Kleen <ak@...ux.intel.com>
Signed-off-by: Kan Liang <kan.liang@...ux.intel.com>
---
arch/x86/events/intel/uncore_snbep.c | 6 +++++-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/arch/x86/events/intel/uncore_snbep.c b/arch/x86/events/intel/uncore_snbep.c
index b1bc82c..006d111 100644
--- a/arch/x86/events/intel/uncore_snbep.c
+++ b/arch/x86/events/intel/uncore_snbep.c
@@ -5475,6 +5475,10 @@ static struct intel_uncore_type spr_uncore_m2pcie = {
.name = "m2pcie",
};
+static struct intel_uncore_type spr_uncore_pcu = {
+ .name = "pcu",
+};
+
#define UNCORE_SPR_NUM_UNCORE_TYPES 12
static struct intel_uncore_type *spr_uncores[UNCORE_SPR_NUM_UNCORE_TYPES] = {
@@ -5482,7 +5486,7 @@ static struct intel_uncore_type *spr_uncores[UNCORE_SPR_NUM_UNCORE_TYPES] = {
&spr_uncore_iio,
&spr_uncore_irp,
&spr_uncore_m2pcie,
- NULL,
+ &spr_uncore_pcu,
NULL,
NULL,
NULL,
--
2.7.4
Powered by blists - more mailing lists