linux-kernel - [PATCH v1] arm64: add lpsi1 and lpspi

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [day] [month] [year] [list]

Message-Id: <20210714135939.20403-1-oliver.graute@kococonnector.com>
Date:   Wed, 14 Jul 2021 15:59:35 +0200
From:   Oliver Graute <oliver.graute@...oconnector.com>
To:     shawnguo@...nel.org
Cc:     devicetree@...r.kernel.org, aisheng.dong@....com,
        oliver.graute@...il.com, festevam@...il.com,
        Oliver Graute <oliver.graute@...oconnector.com>,
        Rob Herring <robh+dt@...nel.org>,
        Sascha Hauer <kernel@...gutronix.de>,
        Sascha Hauer <s.hauer@...gutronix.de>,
        NXP Linux Team <linux-imx@....com>,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH v1] arm64: add lpsi1 and lpspi_lpcg to imx8-ss-dma.dtsi

add lpsi1 and lpspi_lpcg to imx8-ss-dma.dtsi

Cc: Rob Herring <robh+dt@...nel.org>
Cc: Sascha Hauer <kernel@...gutronix.de>
Cc: Fabio Estevam <festevam@...il.com>
Cc: Dong Aisheng <aisheng.dong@....com>

Signed-off-by: Oliver Graute <oliver.graute@...oconnector.com>
---
 .../arm64/boot/dts/freescale/imx8-ss-dma.dtsi | 26 +++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
index 960a802b8b6e..98911e7a5d25 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-dma.dtsi
@@ -60,6 +60,32 @@ dma_subsys: bus@...00000 {
 		status = "disabled";
 	};
 
+	lpspi1: lpspi@...10000 {
+		compatible = "fsl,imx7ulp-spi";
+		reg = <0x5a010000 0x10000>;
+		interrupts = <GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-parent = <&gic>;
+		clocks = <&lpspi1_lpcg IMX_LPCG_CLK_0>,
+			 <&lpspi1_lpcg IMX_LPCG_CLK_4>;
+		clock-names = "per", "ipg";
+		assigned-clocks = <&clk IMX_SC_R_SPI_1 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <60000000>;
+		power-domains = <&pd IMX_SC_R_SPI_1>;
+		status = "disabled";
+	};
+
+	lpspi1_lpcg: clock-controller@...10000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5a410000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&clk IMX_SC_R_SPI_1 IMX_SC_PM_CLK_PER>,
+			 <&dma_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>, <IMX_LPCG_CLK_4>;
+		clock-output-names = "spi1_lpcg_clk",
+					 "spi1_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_SPI_1>;
+	};
+
 	uart0_lpcg: clock-controller@...60000 {
 		compatible = "fsl,imx8qxp-lpcg";
 		reg = <0x5a460000 0x10000>;
-- 
2.17.1