[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <6f57dc56-d31a-1475-7db1-55ac6aa7b10c@nxp.com>
Date: Fri, 16 Jul 2021 19:07:07 +0300
From: Iuliana Prodan <iuliana.prodan@....com>
To: Daniel Baluta <daniel.baluta@....nxp.com>, robh+dt@...nel.org,
shawnguo@...nel.org
Cc: s.hauer@...gutronix.de, kernel@...gutronix.de, festevam@...il.com,
linux-imx@....com, qiangqing.zhang@....com, ping.bai@....com,
alice.guo@....com, jun.li@....com, peng.fan@....com,
thunder.leizhen@...wei.com, yibin.gong@....com,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, Daniel Baluta <daniel.baluta@....com>
Subject: Re: [PATCH v2] arm64: dts: imx8mp: Add dsp node
On 7/16/2021 3:47 PM, Daniel Baluta wrote:
> From: Daniel Baluta <daniel.baluta@....com>
>
> i.MX8 MPlus SoC integrates Cadence HIFI4 DSP. This core runs either a
> custom firmware or the open source SOF firmware [1]
>
> DSP device is handled by SOF OF driver found in
> sound/soc/sof/sof-of-dev.c
>
> Notice that the DSP node makes use of:
> - dsp_reserved, a reserved memory region for various Audio
> resources (e.g firmware loading, audio buffers, etc).
> - Messaging Unit (mu2) for passing notifications betweem ARM
> core and DSP.
>
> [1] https://thesofproject.github.io/latest/platforms/index.html
> Signed-off-by: Daniel Baluta <daniel.baluta@....com>
Reviewed-by: Iuliana Prodan <iuliana.prodan@....com>
Thanks,
Iulia
> ---
> Changes since v1:
> * mark MU2 node as disabled, because mu2 clock support is not yet upstream.
>
> arch/arm64/boot/dts/freescale/imx8mp.dtsi | 29 +++++++++++++++++++++++
> 1 file changed, 29 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> index 9f7c7f587d38..fb0ac85c8473 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
> @@ -135,6 +135,17 @@ clk_ext4: clock-ext4 {
> clock-output-names = "clk_ext4";
> };
>
> + reserved-memory {
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> +
> + dsp_reserved: dsp@...00000 {
> + reg = <0 0x92400000 0 0x2000000>;
> + no-map;
> + };
> + };
> +
> pmu {
> compatible = "arm,cortex-a53-pmu";
> interrupts = <GIC_PPI 7
> @@ -698,6 +709,14 @@ mu: mailbox@...a0000 {
> #mbox-cells = <2>;
> };
>
> + mu2: mailbox@...60000 {
> + compatible = "fsl,imx8mp-mu", "fsl,imx6sx-mu";
> + reg = <0x30e60000 0x10000>;
> + interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
> + #mbox-cells = <2>;
> + status = "disabled";
> + };
> +
> i2c5: i2c@...d0000 {
> compatible = "fsl,imx8mp-i2c", "fsl,imx21-i2c";
> #address-cells = <1>;
> @@ -938,5 +957,15 @@ usb_dwc3_1: usb@...00000 {
> snps,dis-u2-freeclk-exists-quirk;
> };
> };
> + dsp: dsp@...e8000 {
> + compatible = "fsl,imx8mp-dsp";
> + reg = <0x3b6e8000 0x88000>;
> + mbox-names = "txdb0", "txdb1",
> + "rxdb0", "rxdb1";
> + mboxes = <&mu2 2 0>, <&mu2 2 1>,
> + <&mu2 3 0>, <&mu2 3 1>;
> + memory-region = <&dsp_reserved>;
> + status = "disabled";
> + };
> };
> };
>
Powered by blists - more mailing lists