[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87mtqfpfg8.ffs@nanos.tec.linutronix.de>
Date: Wed, 21 Jul 2021 22:41:43 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: Bjorn Helgaas <helgaas@...nel.org>,
"Maciej W. Rozycki" <macro@...am.me.uk>
Cc: Nikolai Zhubr <zhubr.2@...il.com>, Ingo Molnar <mingo@...hat.com>,
Borislav Petkov <bp@...en8.de>,
"H. Peter Anvin" <hpa@...or.com>,
Bjorn Helgaas <bhelgaas@...gle.com>,
"Rafael J. Wysocki" <rjw@...ysocki.net>,
Len Brown <len.brown@...el.com>, Pavel Machek <pavel@....cz>,
Paolo Bonzini <pbonzini@...hat.com>,
Sean Christopherson <seanjc@...gle.com>,
Vitaly Kuznetsov <vkuznets@...hat.com>,
Wanpeng Li <wanpengli@...cent.com>,
Jim Mattson <jmattson@...gle.com>,
Joerg Roedel <joro@...tes.org>, x86@...nel.org,
linux-pci@...r.kernel.org, linux-pm@...r.kernel.org,
kvm@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 0/6] x86: PIRQ/ELCR-related fixes and updates
On Tue, Jul 20 2021 at 19:12, Bjorn Helgaas wrote:
> On Tue, Jul 20, 2021 at 05:27:43AM +0200, Maciej W. Rozycki wrote:
>> -- a lot of sharing and swizzling here. :) You'd most definitely need:
>> <https://lore.kernel.org/patchwork/patch/1454747/> for that though, as I
>> can't imagine PCI BIOS 2.1 PIRQ routers to commonly enumerate devices
>> behind PCI-to-PCI bridges, given that they fail to cope with more complex
>> bus topologies created by option devices in the first place.
>
> Looks nicely done but I have no ability to review or test, so I assume
> the x86 folks will take care of this.
I can review it and pick it up, but for testing I have to rely on the
reporter/submitters.
Thanks,
tglx
Powered by blists - more mailing lists