[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20210726091027.798-1-bbhushan2@marvell.com>
Date: Mon, 26 Jul 2021 14:40:23 +0530
From: Bharat Bhushan <bbhushan2@...vell.com>
To: <will@...nel.org>, <mark.rutland@....com>, <robh+dt@...nel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<sgoutham@...vell.com>
CC: Bharat Bhushan <bbhushan2@...vell.com>
Subject: [PATCH 0/4] cn10k DDR Performance monitor support
This patch series adds DDR performance monitor support
on Marvell cn10k series of processor.
First patch adds device tree binding changes.
Second patch add basic support (without overflow and event
ownership). Third and fourth patch adds overflow and event
ownership respectively.
Seems like 4th patch can be merged in second patch,
For easy review it is currently separate
Bharat Bhushan (4):
dt-bindings: perf: marvell: cn10k ddr performance monitor
perf/marvell: ADD cn10k DDR PMU basic support
perf/marvell: cn10k DDR perfmon event overflow handling
perf/marvell: cn10k DDR perf event core ownership
.../bindings/perf/marvell-cn10k-ddr.txt | 15 +
drivers/perf/Kconfig | 7 +
drivers/perf/Makefile | 1 +
drivers/perf/marvell_cn10k_ddr_pmu.c | 766 ++++++++++++++++++
include/linux/cpuhotplug.h | 1 +
5 files changed, 790 insertions(+)
create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.txt
create mode 100644 drivers/perf/marvell_cn10k_ddr_pmu.c
--
2.17.1
Powered by blists - more mailing lists