linux-kernel - RE: [PATCH v3 2/2] pinctrl: Add Intel Keem Bay pinctrl driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Fri, 30 Jul 2021 11:06:08 +0000
From:   "D, Lakshmi Sowjanya" <lakshmi.sowjanya.d@...el.com>
To:     Andy Shevchenko <andy.shevchenko@...il.com>,
        Linus Walleij <linus.walleij@...aro.org>
CC:     "open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
        linux-kernel <linux-kernel@...r.kernel.org>,
        Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
        "Raja Subramanian, Lakshmi Bai" 
        <lakshmi.bai.raja.subramanian@...el.com>,
        "Saha, Tamal" <tamal.saha@...el.com>
Subject: RE: [PATCH v3 2/2] pinctrl: Add Intel Keem Bay pinctrl driver

Thank you Linus Walleij and Andy Shevchenko,

I will fix the warning and post the next version with 'Reviewed-by: Linus Walleij <linus.walleij@...aro.org>' tag.

Thanks and Regards,
Lakshmi Sowjanya

> -----Original Message-----
> From: Andy Shevchenko <andy.shevchenko@...il.com>
> Sent: Friday, July 30, 2021 3:02 PM
> To: Linus Walleij <linus.walleij@...aro.org>
> Cc: D, Lakshmi Sowjanya <lakshmi.sowjanya.d@...el.com>; open list:GPIO
> SUBSYSTEM <linux-gpio@...r.kernel.org>; linux-kernel <linux-
> kernel@...r.kernel.org>; Andy Shevchenko
> <andriy.shevchenko@...ux.intel.com>; Raja Subramanian, Lakshmi Bai
> <lakshmi.bai.raja.subramanian@...el.com>; Saha, Tamal
> <tamal.saha@...el.com>
> Subject: Re: [PATCH v3 2/2] pinctrl: Add Intel Keem Bay pinctrl driver
> 
> On Fri, Jul 30, 2021 at 12:14 PM Linus Walleij <linus.walleij@...aro.org> wrote:
> > On Fri, Jul 16, 2021 at 6:27 PM <lakshmi.sowjanya.d@...el.com> wrote:
> >
> > > +       /*
> > > +        * Each Interrupt line can be shared by up to 4 GPIO pins. Enable bit
> > > +        * and input values were checked to identify the source of the
> > > +        * Interrupt. The checked enable bit positions are 7, 15, 23 and 31.
> > > +        */
> > > +       for_each_set_clump8(bit, clump, &reg,
> BITS_PER_TYPE(typeof(reg))) {
> > > +               pin = clump & ~KEEMBAY_GPIO_IRQ_ENABLE;
> > > +               val = keembay_read_pin(kpc->base0 +
> KEEMBAY_GPIO_DATA_IN, pin);
> > > +               kmb_irq = irq_linear_revmap(gc->irq.domain, pin);
> > > +
> > > +               /* Checks if the interrupt is enabled */
> > > +               if (val && (clump & KEEMBAY_GPIO_IRQ_ENABLE))
> > > +                       generic_handle_irq(kmb_irq);
> > > +       }
> >
> > Aha there it is. "Half-hierarchical" with one IRQ handling 4 lines.
> >
> > OK we can't do any better than this so this and the bindings look
> > fine.
> >
> > I need to know how Andy think about merging,
> 
> Linus, unfortunately I can fulfil a detailed review (busy with a critical task not
> related to this platform anyway), but this version is more or less okay to
> merge. We may adjust it with follow up fixes if needed.
> 
> >  and then there is
> > an uninitialized ret in the mail from Dan Carpenter look into that
> > too.
> >
> > In any case with minor nits fixed:
> > Reviewed-by: Linus Walleij <linus.walleij@...aro.org>
> 
> 
> --
> With Best Regards,
> Andy Shevchenko