[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <162824274659.11010.3812952145024175369.b4-ty@arm.com>
Date: Fri, 6 Aug 2021 10:39:54 +0100
From: Lorenzo Pieralisi <lorenzo.pieralisi@....com>
To: Chuanjia Liu <chuanjia.liu@...iatek.com>, matthias.bgg@...il.com,
bhelgaas@...gle.com, robh+dt@...nel.org
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
linux-pci@...r.kernel.org, linux-mediatek@...ts.infradead.org,
devicetree@...r.kernel.org, yong.wu@...iatek.com,
linux-kernel@...r.kernel.org, ryder.lee@...iatek.com,
Frank Wunderlich <frank-w@...lic-files.de>,
linux-arm-kernel@...ts.infradead.org, jianjun.wang@...iatek.com
Subject: Re: [PATCH v11 0/4] PCI: mediatek: Spilt PCIe node to comply with hardware design
On Mon, 19 Jul 2021 15:34:52 +0800, Chuanjia Liu wrote:
> There are two independent PCIe controllers in MT2712 and MT7622 platform.
> Each of them should contain an independent MSI domain.
>
> In old dts architecture, MSI domain will be inherited from the root bridge,
> and all of the devices will share the same MSI domain.Hence that,
> the PCIe devices will not work properly if the irq number
> which required is more than 32.
>
> [...]
Applied patches 1-2 to pci/mediatek (we don't merge dts changes), thanks!
[1/2] dt-bindings: PCI: mediatek: Update the Device tree bindings
https://git.kernel.org/lpieralisi/pci/c/9c23251640
[2/2] PCI: mediatek: Add new method to get shared pcie-cfg base address and parse node
https://git.kernel.org/lpieralisi/pci/c/302e503e08
Thanks,
Lorenzo
Powered by blists - more mailing lists