[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <90899ba866a198ce60ac02f990200f0335759446.camel@microchip.com>
Date: Wed, 11 Aug 2021 23:22:32 +0530
From: Prasanna Vengateshan <prasanna.vengateshan@...rochip.com>
To: <andrew@...n.ch>
CC: <netdev@...r.kernel.org>, <olteanv@...il.com>,
<robh+dt@...nel.org>, <UNGLinuxDriver@...rochip.com>,
<Woojung.Huh@...rochip.com>, <hkallweit1@...il.com>,
<linux@...linux.org.uk>, <davem@...emloft.net>, <kuba@...nel.org>,
<linux-kernel@...r.kernel.org>, <vivien.didelot@...il.com>,
<f.fainelli@...il.com>, <devicetree@...r.kernel.org>
Subject: Re: [PATCH v3 net-next 03/10] net: phy: Add support for LAN937x T1
phy driver
Andrew,
On Fri, 2021-07-23 at 23:01 +0530, Prasanna Vengateshan wrote:
> Added support for Microchip LAN937x T1 phy driver. The sequence of
> initialization is used commonly for both LAN87xx and LAN937x
> drivers. The new initialization sequence is an improvement to
> existing LAN87xx and it is shared with LAN937x.
>
> Also relevant comments are added in the existing code and existing
> soft-reset customized code has been replaced with
> genphy_soft_reset().
>
> access_ereg_clr_poll_timeout() API is introduced for polling phy
> bank write and this is linked with PHYACC_ATTR_MODE_POLL.
>
> Finally introduced function table for LAN937X_T1_PHY_ID along with
> microchip_t1_phy_driver struct.
>
> Signed-off-by: Prasanna Vengateshan <prasanna.vengateshan@...rochip.com>
> ---
> drivers/net/phy/microchip_t1.c | 319 +++++++++++++++++++++++++++------
> 1 file changed, 260 insertions(+), 59 deletions(-)
>
> diff --git a/drivers/net/phy/microchip_t1.c b/drivers/net/phy/microchip_t1.c
> index 4dc00bd5a8d2..a3f1b5d123ce 100644
> --- a/drivers/net/phy/microchip_t1.c
> +++ b/drivers/net/phy/microchip_t1.c
> @@ -30,15 +30,53 @@
> #define PHYACC_ATTR_MODE_READ 0
> #define PHYACC_ATTR_MODE_WRITE 1
> #define PHYACC_ATTR_MODE_MODIFY 2
> +#define PHYACC_ATTR_MODE_POLL 3
>
> #define PHYACC_ATTR_BANK_SMI 0
> #define PHYACC_ATTR_BANK_MISC 1
> #define PHYACC_ATTR_BANK_PCS 2
> #define PHYACC_ATTR_BANK_AFE 3
> +#define PHYACC_ATTR_BANK_DSP 4
> #define PHYACC_ATTR_BANK_MAX 7
Are there any items that need a change in this patch? It will be helpful for me
to include them in the next version. Thanks.
Prasanna V
Powered by blists - more mailing lists