[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <BL3PR11MB5699258A36F846692578C42DC4F99@BL3PR11MB5699.namprd11.prod.outlook.com>
Date: Thu, 12 Aug 2021 06:54:14 +0000
From: "D, Lakshmi Sowjanya" <lakshmi.sowjanya.d@...el.com>
To: Linus Walleij <linus.walleij@...aro.org>
CC: "open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>,
linux-kernel <linux-kernel@...r.kernel.org>,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
"Raja Subramanian, Lakshmi Bai"
<lakshmi.bai.raja.subramanian@...el.com>,
"Saha, Tamal" <tamal.saha@...el.com>
Subject: RE: [PATCH v4 0/2] Add pinctrl support for Intel Keem Bay SoC
> -----Original Message-----
> From: Linus Walleij <linus.walleij@...aro.org>
> Sent: Wednesday, August 11, 2021 6:44 PM
> To: D, Lakshmi Sowjanya <lakshmi.sowjanya.d@...el.com>
> Cc: open list:GPIO SUBSYSTEM <linux-gpio@...r.kernel.org>; linux-kernel
> <linux-kernel@...r.kernel.org>; Andy Shevchenko
> <andriy.shevchenko@...ux.intel.com>; Raja Subramanian, Lakshmi Bai
> <lakshmi.bai.raja.subramanian@...el.com>; Saha, Tamal
> <tamal.saha@...el.com>
> Subject: Re: [PATCH v4 0/2] Add pinctrl support for Intel Keem Bay SoC
>
> On Fri, Aug 6, 2021 at 4:25 PM <lakshmi.sowjanya.d@...el.com> wrote:
>
> > This patch set enables the support for the integrated pin controller
> > in the Intel Keem Bay SoC.
> >
> > Patch 1 holds the implementation of pinctrl driver.
> > Patch 2 holds the relevant Device Tree bindings documentation and an
> > entry in MAINTAINERS file
>
> Patches applied!
>
> Yours,
> Linus Walleij
Thank you !!
Regards,
Sowjanya
Powered by blists - more mailing lists