lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <YSTl9PQpwP9OiCbY@robh.at.kernel.org>
Date:   Tue, 24 Aug 2021 07:28:36 -0500
From:   Rob Herring <robh@...nel.org>
To:     Bharat Bhushan <bbhushan2@...vell.com>
Cc:     robh+dt@...nel.org, linux-kernel@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, will@...nel.org,
        devicetree@...r.kernel.org, mark.rutland@....com
Subject: Re: [PATCH v3 1/4] dt-bindings: perf: marvell: cn10k ddr performance
 monitor

On Mon, 23 Aug 2021 12:21:18 +0530, Bharat Bhushan wrote:
> Add binding documentation for the Marvell CN10k DDR
> performance monitor unit.
> 
> Signed-off-by: Bharat Bhushan <bbhushan2@...vell.com>
> ---
> v2->v3:
>  - dt-binding, ddrcpmu@1 -> pmu@...1c0000000
> 
> v1->v2:
>  - DT binding changed to new DT Schema
> 
>  .../bindings/perf/marvell-cn10k-ddr.yaml      | 37 +++++++++++++++++++
>  1 file changed, 37 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/perf/marvell-cn10k-ddr.yaml
> 

Reviewed-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ