[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YSUDbcN3EsMvZOct@robh.at.kernel.org>
Date: Tue, 24 Aug 2021 09:34:21 -0500
From: Rob Herring <robh@...nel.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
Cc: Palmer Dabbelt <palmer@...belt.com>, devicetree@...r.kernel.org,
Geert Uytterhoeven <geert+renesas@...der.be>,
Piotr Sroka <piotrs@...ence.com>,
Ulf Hansson <ulf.hansson@...aro.org>,
Masahiro Yamada <yamada.masahiro@...ionext.com>,
Yash Shah <yash.shah@...ive.com>, linux-mmc@...r.kernel.org,
linux-riscv@...ts.infradead.org, Rob Herring <robh+dt@...nel.org>,
Albert Ou <aou@...s.berkeley.edu>,
linux-kernel@...r.kernel.org, Atish Patra <atish.patra@....com>,
Paul Walmsley <paul.walmsley@...ive.com>
Subject: Re: [PATCH 1/6] dt-bindings: riscv: correct e51 and u54-mc CPU
bindings
On Thu, 19 Aug 2021 17:44:31 +0200, Krzysztof Kozlowski wrote:
> All existing boards with sifive,e51 and sifive,u54-mc use it on top of
> sifive,rocket0 compatible:
>
> arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dt.yaml: cpu@0: compatible: 'oneOf' conditional failed, one must be fixed:
> ['sifive,e51', 'sifive,rocket0', 'riscv'] is too long
> Additional items are not allowed ('riscv' was unexpected)
> Additional items are not allowed ('sifive,rocket0', 'riscv' were unexpected)
> 'riscv' was expected
>
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
> ---
> Documentation/devicetree/bindings/riscv/cpus.yaml | 8 ++++++--
> 1 file changed, 6 insertions(+), 2 deletions(-)
>
Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists