[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAHTX3d+WoUWPNHpzP41zLgVfagSiM7GxE-EQ22e+H4eeKNUcHQ@mail.gmail.com>
Date: Wed, 25 Aug 2021 08:21:27 +0200
From: Michal Simek <monstr@...str.eu>
To: LKML <linux-kernel@...r.kernel.org>,
Michal Simek <monstr@...str.eu>, git <git@...inx.com>
Cc: Krzysztof Kozlowski <krzk@...nel.org>,
Laurent Pinchart <laurent.pinchart@...asonboard.com>,
Rob Herring <robh+dt@...nel.org>,
DTML <devicetree@...r.kernel.org>,
linux-arm <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] arm64: zynqmp: Fix serial compatible string
pá 6. 8. 2021 v 10:58 odesílatel Michal Simek <michal.simek@...inx.com> napsal:
>
> Based on commit 65a2c14d4f00 ("dt-bindings: serial: convert Cadence UART
> bindings to YAML") compatible string should look like differently that's
> why fix it to be aligned with dt binding.
>
> Signed-off-by: Michal Simek <michal.simek@...inx.com>
> ---
>
> arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index 6f0fcec28ae2..b5fde9dddca5 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -786,7 +786,7 @@ ttc3: timer@...40000 {
> };
>
> uart0: serial@...00000 {
> - compatible = "cdns,uart-r1p12", "xlnx,xuartps";
> + compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
> status = "disabled";
> interrupt-parent = <&gic>;
> interrupts = <0 21 4>;
> @@ -796,7 +796,7 @@ uart0: serial@...00000 {
> };
>
> uart1: serial@...10000 {
> - compatible = "cdns,uart-r1p12", "xlnx,xuartps";
> + compatible = "xlnx,zynqmp-uart", "cdns,uart-r1p12";
> status = "disabled";
> interrupt-parent = <&gic>;
> interrupts = <0 22 4>;
> --
> 2.32.0
>
Applied.
M
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs
Powered by blists - more mailing lists