[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210825134056.219884-1-krzysztof.kozlowski@canonical.com>
Date: Wed, 25 Aug 2021 15:40:48 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
To: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Sylwester Nawrocki <s.nawrocki@...sung.com>,
Tomasz Figa <tomasz.figa@...il.com>,
Chanwoo Choi <cw00.choi@...sung.com>,
linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: Sam Protsenko <semen.protsenko@...aro.org>
Subject: [PATCH v3 0/8] dt-bindings: clock: samsung: convert to dtschema
Hi,
Changes since v2:
1. Add reviews.
2. Split Exynos4 ISP into separate schema.
3. Add maxItems to clocks and power-domains (review feedback).
4. Do not allow samsung,exynos5420-clock and samsung,exynos5800-clock
without syscon. These clock controllers should always use syscon
to allow DMC bindings access the registers.
5. Drop assigned-clocks.
Changes since v1:
1. Patch 7/8: include header to fix clock IDs error in example.
2. Combined patchset of separate v1 sets:
https://lore.kernel.org/linux-samsung-soc/20210809120544.56596-1-krzysztof.kozlowski@canonical.com/T/#t
https://lore.kernel.org/linux-samsung-soc/20210809130935.80565-1-krzysztof.kozlowski@canonical.com/T/#t
https://lore.kernel.org/linux-samsung-soc/20210809135942.100744-1-krzysztof.kozlowski@canonical.com/T/#t
Best regards,
Krzysztof
Krzysztof Kozlowski (8):
dt-bindings: clock: samsung: convert Exynos5250 to dtschema
dt-bindings: clock: samsung: add bindings for Exynos external clock
dt-bindings: clock: samsung: convert Exynos542x to dtschema
dt-bindings: clock: samsung: convert Exynos3250 to dtschema
dt-bindings: clock: samsung: convert Exynos4 to dtschema
dt-bindings: clock: samsung: convert Exynos AudSS to dtschema
dt-bindings: clock: samsung: convert S5Pv210 AudSS to dtschema
MAINTAINERS: clock: include S3C and S5P in Samsung SoC clock entry
.../bindings/clock/clk-exynos-audss.txt | 103 ------------------
.../bindings/clock/clk-s5pv210-audss.txt | 53 ---------
.../bindings/clock/exynos3250-clock.txt | 57 ----------
.../bindings/clock/exynos4-clock.txt | 86 ---------------
.../bindings/clock/exynos5250-clock.txt | 41 -------
.../bindings/clock/exynos5420-clock.txt | 42 -------
.../clock/samsung,exynos-audss-clock.yaml | 80 ++++++++++++++
.../bindings/clock/samsung,exynos-clock.yaml | 59 ++++++++++
.../clock/samsung,exynos-ext-clock.yaml | 46 ++++++++
.../clock/samsung,exynos4412-isp-clock.yaml | 64 +++++++++++
.../clock/samsung,s5pv210-audss-clock.yaml | 78 +++++++++++++
MAINTAINERS | 4 +
12 files changed, 331 insertions(+), 382 deletions(-)
delete mode 100644 Documentation/devicetree/bindings/clock/clk-exynos-audss.txt
delete mode 100644 Documentation/devicetree/bindings/clock/clk-s5pv210-audss.txt
delete mode 100644 Documentation/devicetree/bindings/clock/exynos3250-clock.txt
delete mode 100644 Documentation/devicetree/bindings/clock/exynos4-clock.txt
delete mode 100644 Documentation/devicetree/bindings/clock/exynos5250-clock.txt
delete mode 100644 Documentation/devicetree/bindings/clock/exynos5420-clock.txt
create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos-audss-clock.yaml
create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos-clock.yaml
create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos-ext-clock.yaml
create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos4412-isp-clock.yaml
create mode 100644 Documentation/devicetree/bindings/clock/samsung,s5pv210-audss-clock.yaml
--
2.30.2
Powered by blists - more mailing lists