linux-kernel - Re: [PATCH V6 1/7] arm64: dts: sc7280: Add QSPI node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 31 Aug 2021 20:59:18 +0530
From:   rajpat@...eaurora.org
To:     Stephen Boyd <swboyd@...omium.org>
Cc:     Andy Gross <agross@...nel.org>,
        Bjorn Andersson <bjorn.andersson@...aro.org>,
        Rob Herring <robh+dt@...nel.org>,
        linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
        devicetree@...r.kernel.org, rnayak@...eaurora.org,
        saiprakash.ranjan@...eaurora.org, msavaliy@....qualcomm.com,
        skakit@...eaurora.org
Subject: Re: [PATCH V6 1/7] arm64: dts: sc7280: Add QSPI node

On 2021-08-26 23:32, Stephen Boyd wrote:
> Can you please Cc folks who have reviewed prior series when you send
> again?
> 
> Quoting Rajesh Patil (2021-08-26 06:15:25)
>> From: Roja Rani Yarubandi <rojay@...eaurora.org>
>> 
>> Add QSPI DT node and qspi_opp_table for SC7280 SoC.
> 
> Might be worth adding here that we put the opp table in / because SPI
> nodes assume any child node is a spi device and so we can't put the
> table underneath the spi controller.
> 

Okay

>> 
>> Signed-off-by: Roja Rani Yarubandi <rojay@...eaurora.org>
>> Signed-off-by: Rajesh Patil <rajpat@...eaurora.org>
>> ---
>>  arch/arm64/boot/dts/qcom/sc7280.dtsi | 62 
>> ++++++++++++++++++++++++++++++++++++
>>  1 file changed, 62 insertions(+)
>> 
>> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi 
>> b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> index 53a21d0..f8dd5ff 100644
>> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> @@ -1318,6 +1337,24 @@
>>                         };
>>                 };
>> 
>> +               qspi: spi@...c000 {
>> +                       compatible = "qcom,qspi-v1";
>> +                       reg = <0 0x088dc000 0 0x1000>;
>> +                       #address-cells = <1>;
>> +                       #size-cells = <0>;
>> +                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
>> +                       clocks = <&gcc GCC_QSPI_CNOC_PERIPH_AHB_CLK>,
>> +                                <&gcc GCC_QSPI_CORE_CLK>;
>> +                       clock-names = "iface", "core";
>> +                       interconnects = <&gem_noc MASTER_APPSS_PROC 0
>> +                                       &cnoc2 SLAVE_QSPI_0 0>;
>> +                       interconnect-names = "qspi-config";
>> +                       power-domains = <&rpmhpd SC7280_CX>;
>> +                       operating-points-v2 = <&qspi_opp_table>;
>> +                       status = "disabled";
>> +
> 
> Nitpick: Drop newline above.

Okay

> 
>> +               };
>> +
>>                 dc_noc: interconnect@...0000 {
>>                         reg = <0 0x090e0000 0 0x5080>;
>>                         compatible = "qcom,sc7280-dc-noc";