[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <2406a3ff-9fe0-441e-b4c8-eb8d0e5f7027@microchip.com>
Date: Tue, 14 Sep 2021 16:54:59 +0200
From: Nicolas Ferre <nicolas.ferre@...rochip.com>
To: Claudiu Beznea <claudiu.beznea@...rochip.com>,
<alexandre.belloni@...tlin.com>, <ludovic.desroches@...rochip.com>,
<robh+dt@...nel.org>, <linux@...linux.org.uk>
CC: <linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 0/4] ARM: at91: add new nodes to DT and fix for PM
On 23/08/2021 at 15:19, Claudiu Beznea wrote:
> Hi,
>
> The following patches enable UDDRC, DDR3 PHY, SECURAM and SHDWC IPs
> on SAMA7G5.
>
> Besides this patch 1/1 avoid the panic on PM initialization code allowing
> the system to boot when PM is enabled but not enough information is
> provided in DT.
Acked-by: Nicolas Ferre <nicolas.ferre@...rochip.com>
Whole series queued to at91-fixes for 5.15 as without these patches the
SAMA7G5 don't have power management at full capacity.
Best regards,
Nicolas
> Changes in v2:
> - changes cover letter title from
> "ARM: dts: at91: enable ips for sama7g5" to
> "ARM: at91: add new nodes to DT and fix for PM"
> - update the device tree patches title and description
> - added patch "ARM: at91: pm: do not panic if ram controllers are not
> enabled"
>
> Claudiu Beznea (4):
> ARM: at91: pm: do not panic if ram controllers are not enabled
> ARM: dts: at91: sama7g5: add ram controllers
> ARM: dts: at91: sama7g5: add securam node
> ARM: dts: at91: sama7g5: add shdwc node
>
> arch/arm/boot/dts/at91-sama7g5ek.dts | 9 ++++
> arch/arm/boot/dts/sama7g5.dtsi | 34 ++++++++++++
> arch/arm/mach-at91/pm.c | 78 ++++++++++++++++++++++------
> 3 files changed, 105 insertions(+), 16 deletions(-)
>
--
Nicolas Ferre
Powered by blists - more mailing lists