[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <163165792313.763609.7788460119459873369@swboyd.mtv.corp.google.com>
Date: Tue, 14 Sep 2021 15:18:43 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Chun-Jie Chen <chun-jie.chen@...iatek.com>,
Matthias Brugger <matthias.bgg@...il.com>,
Nicolas Boichat <drinkcat@...omium.org>,
Rob Herring <robh+dt@...nel.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-mediatek@...ts.infradead.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, srv_heupstream@...iatek.com,
Project_Global_Chrome_Upstream_Group@...iatek.com,
Chun-Jie Chen <chun-jie.chen@...iatek.com>
Subject: Re: [v3 09/24] clk: mediatek: Add MT8195 infrastructure clock support
Quoting Chun-Jie Chen (2021-09-13 19:16:18)
> Add MT8195 infrastructure clock controller which provides
> clock gate control for basic IP like pwm, uart, spi and so on.
>
> Signed-off-by: Chun-Jie Chen <chun-jie.chen@...iatek.com>
> ---
Applied to clk-next
Powered by blists - more mailing lists