lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 21 Sep 2021 13:00:05 +0530 From: Srinivasa Rao Mandadapu <srivasam@...eaurora.org> To: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>, agross@...nel.org, bjorn.andersson@...aro.org, lgirdwood@...il.com, broonie@...nel.org, robh+dt@...nel.org, plai@...eaurora.org, bgoswami@...eaurora.org, perex@...ex.cz, tiwai@...e.com, rohitkr@...eaurora.org, linux-arm-msm@...r.kernel.org, alsa-devel@...a-project.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, swboyd@...omium.org, judyhsiao@...omium.org Cc: Venkata Prasad Potturu <potturu@...eaurora.org> Subject: Re: [PATCH 3/7] ASoC: codecs: tx-macro: Change mic control registers to volatile On 9/20/2021 6:54 PM, Srinivas Kandagatla wrote: Thanks for your time Srini!! > > On 20/09/2021 08:35, Srinivasa Rao Mandadapu wrote: >> Update amic and dmic related tx macro control registers to volatile >> >> Fixes: c39667ddcfc5 (ASoC: codecs: lpass-tx-macro: add support for >> lpass tx macro) >> >> Signed-off-by: Venkata Prasad Potturu <potturu@...eaurora.org> >> Signed-off-by: Srinivasa Rao Mandadapu <srivasam@...eaurora.org> >> --- >> sound/soc/codecs/lpass-tx-macro.c | 13 +++++++++++++ >> 1 file changed, 13 insertions(+) >> >> diff --git a/sound/soc/codecs/lpass-tx-macro.c >> b/sound/soc/codecs/lpass-tx-macro.c >> index 9273724..e65b592 100644 >> --- a/sound/soc/codecs/lpass-tx-macro.c >> +++ b/sound/soc/codecs/lpass-tx-macro.c >> @@ -423,6 +423,13 @@ static bool tx_is_volatile_register(struct >> device *dev, unsigned int reg) >> case CDC_TX_TOP_CSR_SWR_DMIC1_CTL: >> case CDC_TX_TOP_CSR_SWR_DMIC2_CTL: >> case CDC_TX_TOP_CSR_SWR_DMIC3_CTL: >> + case CDC_TX_TOP_CSR_SWR_AMIC0_CTL: >> + case CDC_TX_TOP_CSR_SWR_AMIC1_CTL: >> + case CDC_TX_CLK_RST_CTRL_MCLK_CONTROL: >> + case CDC_TX_CLK_RST_CTRL_FS_CNT_CONTROL: >> + case CDC_TX_CLK_RST_CTRL_SWR_CONTROL: >> + case CDC_TX_TOP_CSR_SWR_CTRL: >> + case CDC_TX0_TX_PATH_SEC7: > > Why are these marked as Volatile? > Can you provide some details on the issue that you are seeing? > > --srini Without volatile these registers are not reflecting in Hardware and playback and capture is not working. Will do recheck and keep only required registers as volatile. > > >> return true; >> } >> return false; >> @@ -1674,6 +1681,12 @@ static int tx_macro_component_probe(struct >> snd_soc_component *comp) >> snd_soc_component_update_bits(comp, CDC_TX0_TX_PATH_SEC7, 0x3F, >> 0x0A); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_AMIC0_CTL, 0xFF, 0x00); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_AMIC1_CTL, 0xFF, 0x00); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_DMIC0_CTL, 0xFF, 0x00); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_DMIC1_CTL, 0xFF, 0x00); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_DMIC2_CTL, 0xFF, 0x00); >> + snd_soc_component_update_bits(comp, >> CDC_TX_TOP_CSR_SWR_DMIC3_CTL, 0xFF, 0x00); >> return 0; >> } >> -- Qualcomm India Private Limited, on behalf of Qualcomm Innovation Center, Inc., is a member of Code Aurora Forum, a Linux Foundation Collaborative Project.
Powered by blists - more mailing lists