[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <MWHPR11MB00787E70E2E0316E5124741DD3A29@MWHPR11MB0078.namprd11.prod.outlook.com>
Date: Wed, 22 Sep 2021 01:15:10 +0000
From: "Zhang, Xiang1" <xiang1.zhang@...el.com>
To: "H.J. Lu" <hjl.tools@...il.com>, Dmitry Vyukov <dvyukov@...gle.com>
CC: "Kirill A. Shutemov" <kirill@...temov.name>,
"Kirill A. Shutemov" <kirill.shutemov@...ux.intel.com>,
Dave Hansen <dave.hansen@...ux.intel.com>,
"Lutomirski, Andy" <luto@...nel.org>,
Peter Zijlstra <peterz@...radead.org>,
the arch/x86 maintainers <x86@...nel.org>,
Andrey Ryabinin <aryabinin@...tuozzo.com>,
Alexander Potapenko <glider@...gle.com>,
"Catalin Marinas" <catalin.marinas@....com>,
Will Deacon <will@...nel.org>, Andi Kleen <ak@...ux.intel.com>,
Linux-MM <linux-mm@...ck.org>,
LKML <linux-kernel@...r.kernel.org>,
Carlos O'Donell <carlos@...hat.com>,
"Marco Elver" <elver@...gle.com>,
Taras Madan <tarasmadan@...gle.com>
Subject: RE: [RFC 0/9] Linear Address Masking enabling
There are already in llvm.org.
One of my old patch is https://reviews.llvm.org/D102472 which has been committed by https://reviews.llvm.org/D102901 and https://reviews.llvm.org/D109790
BR
Xiang
-----Original Message-----
From: H.J. Lu <hjl.tools@...il.com>
Sent: Wednesday, September 22, 2021 1:16 AM
To: Dmitry Vyukov <dvyukov@...gle.com>
Cc: Kirill A. Shutemov <kirill@...temov.name>; Kirill A. Shutemov <kirill.shutemov@...ux.intel.com>; Dave Hansen <dave.hansen@...ux.intel.com>; Lutomirski, Andy <luto@...nel.org>; Peter Zijlstra <peterz@...radead.org>; the arch/x86 maintainers <x86@...nel.org>; Andrey Ryabinin <aryabinin@...tuozzo.com>; Alexander Potapenko <glider@...gle.com>; Catalin Marinas <catalin.marinas@....com>; Will Deacon <will@...nel.org>; Andi Kleen <ak@...ux.intel.com>; Linux-MM <linux-mm@...ck.org>; LKML <linux-kernel@...r.kernel.org>; Carlos O'Donell <carlos@...hat.com>; Marco Elver <elver@...gle.com>; Taras Madan <tarasmadan@...gle.com>; Zhang, Xiang1 <xiang1.zhang@...el.com>
Subject: Re: [RFC 0/9] Linear Address Masking enabling
On Tue, Sep 21, 2021 at 9:52 AM Dmitry Vyukov <dvyukov@...gle.com> wrote:
>
> On Sun, 7 Feb 2021 at 15:11, Kirill A. Shutemov <kirill@...temov.name> wrote:
> >
> > On Sun, Feb 07, 2021 at 09:24:23AM +0100, Dmitry Vyukov wrote:
> > > On Fri, Feb 5, 2021 at 4:16 PM Kirill A. Shutemov
> > > <kirill.shutemov@...ux.intel.com> wrote:
> > > >
> > > > Linear Address Masking[1] (LAM) modifies the checking that is
> > > > applied to 64-bit linear addresses, allowing software to use of
> > > > the untranslated address bits for metadata.
> > > >
> > > > The patchset brings support for LAM for userspace addresses.
> > > >
> > > > The most sensitive part of enabling is change in tlb.c, where
> > > > CR3 flags get set. Please take a look that what I'm doing makes sense.
> > > >
> > > > The patchset is RFC quality and the code requires more testing
> > > > before it can be applied.
> > > >
> > > > The userspace API is not finalized yet. The patchset extends API
> > > > used by
> > > > ARM64: PR_GET/SET_TAGGED_ADDR_CTRL. The API is adjusted to not
> > > > imply ARM
> > > > TBI: it now allows to request a number of bits of metadata
> > > > needed and report where these bits are located in the address.
> > > >
> > > > There's an alternative proposal[2] for the API based on Intel
> > > > CET interface. Please let us know if you prefer one over another.
> > > >
> > > > The feature competes for bits with 5-level paging: LAM_U48 makes
> > > > it impossible to map anything about 47-bits. The patchset made
> > > > these capability mutually exclusive: whatever used first wins.
> > > > LAM_U57 can be combined with mappings above 47-bits.
> > > >
> > > > I include QEMU patch in case if somebody wants to play with the feature.
> > >
> > > Exciting! Do you plan to send the QEMU patch to QEMU?
> >
> > Sure. After more testing, once I'm sure it's conforming to the hardware.
>
> A follow up after H.J.'s LPC talk:
> https://linuxplumbersconf.org/event/11/contributions/1010/
> (also +Carlos)
>
> As far as I understood, this kernel series depends on the Intel CET patches.
>
> Where are these compiler-rt patches that block gcc support?
Hi Xiang,
Please share your compiler-rt changes for LAM.
--
H.J.
Powered by blists - more mailing lists