lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 23 Sep 2021 23:37:50 +0200 From: Linus Walleij <linus.walleij@...aro.org> To: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com> Cc: Marc Zyngier <maz@...nel.org>, Thomas Gleixner <tglx@...utronix.de>, Geert Uytterhoeven <geert+renesas@...der.be>, Rob Herring <robh+dt@...nel.org>, Magnus Damm <magnus.damm@...il.com>, "open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@...r.kernel.org>, linux-kernel <linux-kernel@...r.kernel.org>, Linux-Renesas <linux-renesas-soc@...r.kernel.org>, Prabhakar <prabhakar.csengg@...il.com>, Biju Das <biju.das.jz@...renesas.com> Subject: Re: [RFC PATCH v2 3/4] pinctrl: renesas: pinctrl-rzg2l: Add IRQ domain to handle GPIO interrupt On Tue, Sep 21, 2021 at 9:30 PM Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com> wrote: > Add IRQ domian to RZ/G2L pinctrl driver to handle GPIO interrupt. > > GPIO0-GPIO122 pins can be used as IRQ lines but only 32 pins can be > used as IRQ lines at given time. Selection of pins as IRQ lines > is handled by IA55 (which is the IRQC block) which sits in between the > GPIO and GIC. > > Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com> Why can't you just use the hierarchical IRQ domain handling inside gpiolib? See for example drivers/gpio/gpio-ixp4xx.c for an example of how this is used. Yours, Linus Walleij
Powered by blists - more mailing lists