lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Thu, 23 Sep 2021 23:37:50 +0200
From:   Linus Walleij <>
To:     Lad Prabhakar <>
Cc:     Marc Zyngier <>,
        Thomas Gleixner <>,
        Geert Uytterhoeven <>,
        Rob Herring <>,
        Magnus Damm <>,
        "open list:GPIO SUBSYSTEM" <>,
        linux-kernel <>,
        Linux-Renesas <>,
        Prabhakar <>,
        Biju Das <>
Subject: Re: [RFC PATCH v2 3/4] pinctrl: renesas: pinctrl-rzg2l: Add IRQ
 domain to handle GPIO interrupt

On Tue, Sep 21, 2021 at 9:30 PM Lad Prabhakar
<> wrote:

> Add IRQ domian to RZ/G2L pinctrl driver to handle GPIO interrupt.
> GPIO0-GPIO122 pins can be used as IRQ lines but only 32 pins can be
> used as IRQ lines at given time. Selection of pins as IRQ lines
> is handled by IA55 (which is the IRQC block) which sits in between the
> GPIO and GIC.
> Signed-off-by: Lad Prabhakar <>

Why can't you just use the hierarchical IRQ domain handling inside

See for example drivers/gpio/gpio-ixp4xx.c for an example of how this
is used.

Linus Walleij

Powered by blists - more mailing lists