| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 23 Sep 2021 19:01:08 +0800
From: Joakim Zhang <qiangqing.zhang@....com>
To: srinivas.kandagatla@...aro.org, robh+dt@...nel.org,
shawnguo@...nel.org, a.fatoum@...gutronix.de
Cc: kernel@...gutronix.de, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-imx@....com
Subject: [PATCH V2 5/6] arm64: dts: imx8m: add "cell-type" property for mac-address
Add "cell-type" property for mac-address nvmem cell to supporting mac
address reverse byte.
Signed-off-by: Joakim Zhang <qiangqing.zhang@....com>
---
arch/arm64/boot/dts/freescale/imx8mm.dtsi | 2 ++
arch/arm64/boot/dts/freescale/imx8mn.dtsi | 2 ++
arch/arm64/boot/dts/freescale/imx8mp.dtsi | 9 +++++++++
arch/arm64/boot/dts/freescale/imx8mq.dtsi | 2 ++
4 files changed, 15 insertions(+)
diff --git a/arch/arm64/boot/dts/freescale/imx8mm.dtsi b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
index e7648c3b8390..fb14be932386 100644
--- a/arch/arm64/boot/dts/freescale/imx8mm.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mm.dtsi
@@ -7,6 +7,7 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/nvmem/nvmem.h>
#include <dt-bindings/thermal/thermal.h>
#include "imx8mm-pinfunc.h"
@@ -539,6 +540,7 @@
fec_mac_address: mac-address@90 {
reg = <0x90 6>;
+ cell-type = <NVMEM_CELL_TYPE_MAC_ADDRESS>;
};
};
diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
index d4231e061403..0a994e6edc0b 100644
--- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
@@ -7,6 +7,7 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/nvmem/nvmem.h>
#include <dt-bindings/thermal/thermal.h>
#include "imx8mn-pinfunc.h"
@@ -544,6 +545,7 @@
fec_mac_address: mac-address@90 {
reg = <0x90 6>;
+ cell-type = <NVMEM_CELL_TYPE_MAC_ADDRESS>;
};
};
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index 9f7c7f587d38..37188ff07f21 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -7,6 +7,7 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/nvmem/nvmem.h>
#include <dt-bindings/thermal/thermal.h>
#include "imx8mp-pinfunc.h"
@@ -358,6 +359,12 @@
eth_mac1: mac-address@90 {
reg = <0x90 6>;
+ cell-type = <NVMEM_CELL_TYPE_MAC_ADDRESS>;
+ };
+
+ eth_mac2: mac-address@96 {
+ reg = <0x96 6>;
+ cell-type = <NVMEM_CELL_TYPE_MAC_ADDRESS>;
};
};
@@ -836,6 +843,8 @@
<&clk IMX8MP_SYS_PLL2_100M>,
<&clk IMX8MP_SYS_PLL2_125M>;
assigned-clock-rates = <0>, <100000000>, <125000000>;
+ nvmem-cells = <ð_mac2>;
+ nvmem-cell-names = "mac-address";
intf_mode = <&gpr 0x4>;
status = "disabled";
};
diff --git a/arch/arm64/boot/dts/freescale/imx8mq.dtsi b/arch/arm64/boot/dts/freescale/imx8mq.dtsi
index 91df9c5350ae..1cb211e470ae 100644
--- a/arch/arm64/boot/dts/freescale/imx8mq.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mq.dtsi
@@ -10,6 +10,7 @@
#include <dt-bindings/gpio/gpio.h>
#include "dt-bindings/input/input.h"
#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/nvmem/nvmem.h>
#include <dt-bindings/thermal/thermal.h>
#include <dt-bindings/interconnect/imx8mq.h>
#include "imx8mq-pinfunc.h"
@@ -570,6 +571,7 @@
fec_mac_address: mac-address@90 {
reg = <0x90 6>;
+ cell-type = <NVMEM_CELL_TYPE_MAC_ADDRESS>;
};
};
--
2.17.1
Powered by blists - more mailing lists