linux-kernel - Re: [PATCH v5 0/2] irqchip/mchp-eic: add driver for Microchip EIC

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 27 Sep 2021 08:45:06 +0100
From:   Marc Zyngier <maz@...nel.org>
To:     Claudiu Beznea <claudiu.beznea@...rochip.com>
Cc:     tglx@...utronix.de, robh+dt@...nel.org,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v5 0/2] irqchip/mchp-eic: add driver for Microchip EIC

Claudiu,

On 2021-09-27 07:36, Claudiu Beznea wrote:
> Hi,
> 
> This series adds support for Microchip External Interrupt Controller
> present on SAMA7G5. The controller supports for 2 external interrupt
> lines and is connected to GIC as follows:
> 
> pinX   +------+ EXT_IRQ0 +------+ int 153 (for pinX) +------+
> ------>|      |--------->|      |------------------->|      |
> pinY   | PIO  | EXT_IRQ1 | EIC  | int 154 (for pinY) | GIC  |
> ------>|      |--------->|      |------------------->|      |
>        +------+          +------+                    +------+
> 
> where PIO is the pin controller.
> 
> Thank you,
> Claudiu Beznea

Can you please reduce the spamming rate? 3 versions back to
back is just counter productive and actively reduces the incentive
to review the series. Please see [1] which says:

<quote>
Wait for a minimum of one week before resubmitting or pinging reviewers
</quote>

Thanks,

         M.

[1] Documentation/process/submitting-patches.rst
-- 
Jazz is not dead. It just smells funny...