[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CA+ASDXO_hHa2fmkNuitxp=r2nBk4-gdZHk9PrHPbmMhLye9w_g@mail.gmail.com>
Date: Tue, 28 Sep 2021 14:11:10 -0700
From: Brian Norris <briannorris@...omium.org>
To: Chen-Yu Tsai <wenst@...omium.org>
Cc: Heiko Stübner <heiko@...ech.de>,
Thomas Hebb <tommyhebb@...il.com>,
dri-devel <dri-devel@...ts.freedesktop.org>,
"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
Sandy Huang <hjc@...k-chips.com>,
LKML <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH v2 3/3] drm/rockchip: dsi: Disable PLL clock on bind error
On Mon, Sep 27, 2021 at 9:16 PM Chen-Yu Tsai <wenst@...omium.org> wrote:
>
> On Tue, Sep 28, 2021 at 2:00 AM Brian Norris <briannorris@...omium.org> wrote:
> >
> > Fix some error handling here noticed in review of other changes.
> >
> > Reported-by: Chen-Yu Tsai <wenst@...omium.org>
> > Signed-off-by: Brian Norris <briannorris@...omium.org>
>
> Fixes: 2d4f7bdafd70 ("drm/rockchip: dsi: migrate to use dw-mipi-dsi
> bridge driver")
>
> Otherwise,
>
> Reviewed-by: Chen-Yu Tsai <wenst@...omium.org>
I'll add these tags, thanks.
> Additionally, I would move patch 2 and this patch before the first patch,
> as these two fix a commit introduced in v5.0, while the first patch fixes
> something introduced in v5.14. This would make automatic backporting cleaner.
Personally, I prioritize putting user-visible fixes first, and more
cosmetic things (like error handling that we ~never hit) later. Also,
the buggy commit was already backported to all still-supported stable
releases where it was relevant (i.e., 5.4+), so if these get
backported, they all should.
Regards,
Brian
[1] 43c2de1002d2 drm/rockchip: dsi: move all lane config except LCDC
mux to bind()
Powered by blists - more mailing lists