linux-kernel - Re: [net-next v3 PATCH] octeontx2-pf: Use hardware register for CQE count

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-Id: <163283520646.29265.11641226830844674997.git-patchwork-notify@kernel.org>
Date:   Tue, 28 Sep 2021 13:20:06 +0000
From:   patchwork-bot+netdevbpf@...nel.org
To:     Geetha sowjanya <gakula@...vell.com>
Cc:     netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
        kuba@...nel.org, davem@...emloft.net, sgoutham@...vell.com,
        sbhatta@...vell.com, hkelam@...vell.com
Subject: Re: [net-next v3 PATCH] octeontx2-pf: Use hardware register for CQE count

Hello:

This patch was applied to netdev/net-next.git (refs/heads/master):

On Tue, 28 Sep 2021 11:25:26 +0530 you wrote:
> Current driver uses software CQ head pointer to poll on CQE
> header in memory to determine if CQE is valid. Software needs
> to make sure, that the reads of the CQE do not get re-ordered
> so much that it ends up with an inconsistent view of the CQE.
> To ensure that DMB barrier after read to first CQE cacheline
> and before reading of the rest of the CQE is needed.
> But having barrier for every CQE read will impact the performance,
> instead use hardware CQ head and tail pointers to find the
> valid number of CQEs.
> 
> [...]

Here is the summary with links:
  - [net-next,v3] octeontx2-pf: Use hardware register for CQE count
    https://git.kernel.org/netdev/net-next/c/af3826db74d1

You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html