[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20210929145501.4612-1-joro@8bytes.org>
Date: Wed, 29 Sep 2021 16:54:57 +0200
From: Joerg Roedel <joro@...tes.org>
To: x86@...nel.org
Cc: Thomas Gleixner <tglx@...utronix.de>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
hpa@...or.com, Dave Hansen <dave.hansen@...ux.intel.com>,
Andy Lutomirski <luto@...nel.org>,
Peter Zijlstra <peterz@...radead.org>,
Joerg Roedel <jroedel@...e.de>,
Mike Rapoport <rppt@...nel.org>,
Andrew Morton <akpm@...ux-foundation.org>,
Brijesh Singh <brijesh.singh@....com>,
linux-kernel@...r.kernel.org
Subject: [PATCH v2 0/4] x86/mm: Fix some issues with using trampoline_pgd
From: Joerg Roedel <jroedel@...e.de>
Hi,
here are a couple of fixes and documentation improvements for the
kernels use of the trampoline_pgd. The first patch adds a comment to
document that the trampoline_pgd aliases kernel page-tables in the
user address range, establishing global TLB entries for these
addresses.
The next two patches add global TLB flushes when switching to and from
the trampoline_pgd. The last patch extends the trampoline_pgd to cover
the whole kernel address range. This is needed to make sure the stack
and the real_mode_header don't get unmapped when switching to the
trampoline_pgd.
Please review.
Thanks,
Joerg
Joerg Roedel (4):
x86/realmode: Add comment for Global bit usage in trampline_pgd
x86/mm/64: Flush global TLB on AP bringup
x86/mm: Flush global TLB when switching to trampoline page-table
x86/64/mm: Map all kernel memory into trampoline_pgd
arch/x86/include/asm/realmode.h | 1 +
arch/x86/kernel/cpu/common.c | 6 ++++++
arch/x86/kernel/reboot.c | 12 ++----------
arch/x86/mm/init.c | 5 +++++
arch/x86/realmode/init.c | 31 ++++++++++++++++++++++++++++++-
5 files changed, 44 insertions(+), 11 deletions(-)
base-commit: 5816b3e6577eaa676ceb00a848f0fd65fe2adc29
--
2.33.0
Powered by blists - more mailing lists