| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 30 Sep 2021 14:57:44 +0200
From: Frieder Schrempf <frieder@...s.de>
To: "David S. Miller" <davem@...emloft.net>,
devicetree@...r.kernel.org, Jakub Kicinski <kuba@...nel.org>,
linux-kernel@...r.kernel.org, netdev@...r.kernel.org,
Rob Herring <robh+dt@...nel.org>
Cc: Frieder Schrempf <frieder.schrempf@...tron.de>,
Baisheng Gao <gaobaisheng@...c.com.cn>,
Rob Herring <robh@...nel.org>
Subject: [PATCH 2/3] dt-bindings: net: phy: mscc: vsc8531: Add LED mode combine disable property
From: Frieder Schrempf <frieder.schrempf@...tron.de>
Add the new property to disable the combined LED modes to the bindings
documentation.
Signed-off-by: Frieder Schrempf <frieder.schrempf@...tron.de>
---
Documentation/devicetree/bindings/net/mscc-phy-vsc8531.txt | 3 +++
1 file changed, 3 insertions(+)
diff --git a/Documentation/devicetree/bindings/net/mscc-phy-vsc8531.txt b/Documentation/devicetree/bindings/net/mscc-phy-vsc8531.txt
index 0a3647fe331b..1ca11ab4011b 100644
--- a/Documentation/devicetree/bindings/net/mscc-phy-vsc8531.txt
+++ b/Documentation/devicetree/bindings/net/mscc-phy-vsc8531.txt
@@ -31,10 +31,13 @@ Optional properties:
VSC8531_LINK_100_ACTIVITY (2),
VSC8531_LINK_ACTIVITY (0) and
VSC8531_DUPLEX_COLLISION (8).
+- vsc8531,led-[N]-combine-disable : Disable the combined mode for LED[N].
+ This disables the second mode if a combined mode is selected.
- load-save-gpios : GPIO used for the load/save operation of the PTP
hardware clock (PHC).
+
Table: 1 - Edge rate change
----------------------------------------------------------------|
| Edge Rate Change (VDDMAC) |
--
2.33.0
Powered by blists - more mailing lists