lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Mon, 4 Oct 2021 16:11:37 +0800
From:   Shawn Guo <>
To:     Chester Lin <>
Cc:     Rob Herring <>,
        Greg Kroah-Hartman <>,,,, Li Yang <>,
        Andreas Färber <>,
        Matthias Brugger <>,
        Radu Nicolae Pirea <>,,,
        Krzysztof Kozlowski <>,,,,,, "Ivan T . Ivanov" <>,
        "Lee, Chun-Yi" <>
Subject: Re: [PATCH v2 0/8] arm64: dts: initial NXP S32G2 support

On Wed, Sep 08, 2021 at 02:45:20PM +0800, Chester Lin wrote:
> Hello,
> Here I'd like to propose a patchset, which is initial upstream support for NXP
> S32G2. S32G is a processor family developed by NXP for automotive solutions,
> such as vehicle networking and automotive high-performance processing. This
> series focuses on S32G2, which is the latest generation we can find at the
> moment. As the first round to support S32G2, this patchset only enables basic
> components and interfaces the SoC must have while kernel booting, which aims
> to have minimum hardware enablement for these two boards, S32G-VNP-EVB and
> S32G-VNP-RDB2. The concepts of how these boards work are originated from the
> downstream kernel tree[1] developed by NXP, which provides lots of details
> about the SoC S32G274A and its integrated boards. This series has been
> verified with downstream ATF[2] & U-Boot[3] based on the ATF boot flow.
> Thanks,
> Chester
> [1]
> [2]
> [3]
> Changes in v2:
> - dt-bindings:
>   - Rename the compatible vendor string to "nxp," for s32g2.
>   - Drop the specific description "S32V234 SoC".
>   - Fill my name in the maintainer field. I tried to contact the authors
>     of fsl,s32-linflexuart.txt but got no response.
>   - Remove redundant minItems/maxItems from compatible properties.
>   - Remove the redundant example from fsl,s32-linflexuart.yaml.
> - dtsi/dts:
>   - Add a SoC description in s32g2.dtsi.
>   - Add an interrupt-affinity to the pmu node.
>   - Move the psci node into the "/firmware" node.
>   - Remove the redundant properties and white lines in DT.
>   - Remove the wrong interrupt specifier from the gic node.
>   - Specify the range and cell-size of /soc [0 - 4 GiB].
>   - Correct the reserved size of GICR to 512Kbytes [0x80000].
>   - Add new Signed-off-by to the DT uart patch.
>   - Fix copyright strings.
>   - Revise reg properties based on new cell-size.
>   - Move the serial/uart aliases from the SoC .dtsi to board .dts files.
>   - Correct the model string of RDB2.
>   - Add comments for the uart markings on PCB.
>   - Adjust RAM size comments of memory nodes.
>   - Convert reg addresses of memory nodes into hex format.
>   - Add information of reviewers.
> Chester Lin (8):
>   dt-bindings: arm: fsl: add NXP S32G2 boards
>   dt-bindings: serial: fsl-linflexuart: convert to json-schema format
>   dt-bindings: serial: fsl-linflexuart: add compatible for S32G2
>   arm64: dts: add NXP S32G2 support
>   arm64: dts: s32g2: add serial/uart support
>   arm64: dts: s32g2: add VNP-EVB and VNP-RDB2 support
>   arm64: dts: s32g2: add memory nodes for evb and rdb2
>   MAINTAINERS: add an entry for NXP S32G boards

Applied all, thanks!

Powered by blists - more mailing lists