lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Wed, 6 Oct 2021 20:50:10 +0530
From:   Maulik Shah <mkshah@...eaurora.org>
To:     Bjorn Andersson <bjorn.andersson@...aro.org>
Cc:     swboyd@...omium.org, mka@...omium.org, evgreen@...omium.org,
        linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org,
        agross@...nel.org, dianders@...omium.org, linux@...ck-us.net,
        rnayak@...eaurora.org, lsrao@...eaurora.org,
        devicetree@...r.kernel.org
Subject: Re: [PATCH v10 5/5] arm64: dts: qcom: sc7280: Enable SoC sleep stats

Hi,

On 10/5/2021 9:39 PM, Bjorn Andersson wrote:
> On Tue 05 Oct 02:11 PDT 2021, Maulik Shah wrote:
> 
>> Add device node for SoC sleep stats driver which provides various
>> low power mode stats.
>>
>> Also update the reg size of aoss_qmp device to 0x400.
>>
>> Cc: devicetree@...r.kernel.org
>> Signed-off-by: Maulik Shah <mkshah@...eaurora.org>
> 
> Can you please follow up with patches for the other upstream platforms
> as well.
> 
> Thanks,
> Bjorn
> 

Sure, included most of other upstream platforms in v11.

Thanks,
Maulik

>> ---
>>   arch/arm64/boot/dts/qcom/sc7280.dtsi | 7 ++++++-
>>   1 file changed, 6 insertions(+), 1 deletion(-)
>>
>> diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> index 39635da..f8622ae 100644
>> --- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> +++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
>> @@ -2637,7 +2637,7 @@
>>   
>>   		aoss_qmp: power-controller@...0000 {
>>   			compatible = "qcom,sc7280-aoss-qmp";
>> -			reg = <0 0x0c300000 0 0x100000>;
>> +			reg = <0 0x0c300000 0 0x400>;
>>   			interrupts-extended = <&ipcc IPCC_CLIENT_AOP
>>   						     IPCC_MPROC_SIGNAL_GLINK_QMP
>>   						     IRQ_TYPE_EDGE_RISING>;
>> @@ -2647,6 +2647,11 @@
>>   			#clock-cells = <0>;
>>   		};
>>   
>> +		memory@...0000 {
>> +			compatible = "qcom,rpmh-sleep-stats";
>> +			reg = <0 0x0c3f0000 0 0x400>;
>> +		};
>> +
>>   		spmi_bus: spmi@...0000 {
>>   			compatible = "qcom,spmi-pmic-arb";
>>   			reg = <0 0x0c440000 0 0x1100>,
>> -- 
>> QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
>> of Code Aurora Forum, hosted by The Linux Foundation
>>

-- 
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a 
member of Code Aurora Forum, hosted by The Linux Foundation

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ