[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <ef535d49-f6d2-447e-ff46-090ea9347697@gmail.com>
Date: Sun, 10 Oct 2021 18:48:02 -0700
From: Florian Fainelli <f.fainelli@...il.com>
To: Ansuel Smith <ansuelsmth@...il.com>, Andrew Lunn <andrew@...n.ch>,
Vivien Didelot <vivien.didelot@...il.com>,
Vladimir Oltean <olteanv@...il.com>,
"David S. Miller" <davem@...emloft.net>,
Jakub Kicinski <kuba@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Russell King <linux@...linux.org.uk>, netdev@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: Matthew Hagan <mnhagan88@...il.com>
Subject: Re: [net-next PATCH v5 02/14] dt-bindings: net: dsa: qca8k: Add SGMII
clock phase properties
On 10/10/2021 6:30 PM, Ansuel Smith wrote:
> Add names and descriptions of additional PORT0_PAD_CTRL properties.
> qca,sgmii-(rx|tx)clk-falling-edge are for setting the respective clock
> phase to failling edge.
>
> Signed-off-by: Matthew Hagan <mnhagan88@...il.com>
> Signed-off-by: Ansuel Smith <ansuelsmth@...il.com>
This should presumably have Matthew as the Author, so we would see a
heading with:
From: Matthew Hagan <mnhagan88@...il.com>
--
Florian
Powered by blists - more mailing lists