lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 13 Oct 2021 16:25:41 +0530 From: Bhupesh Sharma <bhupesh.sharma@...aro.org> To: linux-arm-msm@...r.kernel.org, linux-crypto@...r.kernel.org Cc: bhupesh.sharma@...aro.org, bhupesh.linux@...il.com, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, robh+dt@...nel.org, agross@...nel.org, herbert@...dor.apana.org.au, davem@...emloft.net, Thara Gopinath <thara.gopinath@...aro.org>, Bjorn Andersson <bjorn.andersson@...aro.org> Subject: [PATCH v4 20/20] arm64/dts: qcom: sm8250: Add dt entries to support crypto engine. Add crypto engine (CE) and CE BAM related nodes and definitions to "sm8250.dtsi". Cc: Thara Gopinath <thara.gopinath@...aro.org> Cc: Bjorn Andersson <bjorn.andersson@...aro.org> Cc: Rob Herring <robh+dt@...nel.org> Signed-off-by: Bhupesh Sharma <bhupesh.sharma@...aro.org> Signed-off-by: Thara Gopinath <thara.gopinath@...aro.org> --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 28 ++++++++++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 8c15d9fed08f..66cfd0b9c7e3 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -4103,6 +4103,34 @@ cpufreq_hw: cpufreq@...91000 { #freq-domain-cells = <1>; }; + + cryptobam: dma-controller@...4000 { + compatible = "qcom,bam-v1.7.0"; + reg = <0 0x01dc4000 0 0x24000>; + interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>; + #dma-cells = <1>; + qcom,ee = <0>; + qcom,controlled-remotely; + iommus = <&apps_smmu 0x584 0x0011>, + <&apps_smmu 0x586 0x0011>, + <&apps_smmu 0x594 0x0011>, + <&apps_smmu 0x596 0x0011>; + interconnects = <&aggre2_noc MASTER_CRYPTO_CORE_0 &mc_virt SLAVE_EBI_CH0>; + interconnect-names = "memory"; + }; + + crypto: crypto@...a000 { + compatible = "qcom,sm8250-qce"; + reg = <0 0x01dfa000 0 0x6000>; + dmas = <&cryptobam 4>, <&cryptobam 5>; + dma-names = "rx", "tx"; + iommus = <&apps_smmu 0x584 0x0011>, + <&apps_smmu 0x586 0x0011>, + <&apps_smmu 0x594 0x0011>, + <&apps_smmu 0x596 0x0011>; + interconnects = <&aggre2_noc MASTER_CRYPTO_CORE_0 &mc_virt SLAVE_EBI_CH0>; + interconnect-names = "memory"; + }; }; timer { -- 2.31.1
Powered by blists - more mailing lists