lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Fri, 15 Oct 2021 15:04:40 +0200
From:   Alexandre TORGUE <alexandre.torgue@...s.st.com>
To:     Olivier Moysan <olivier.moysan@...s.st.com>,
        Marek Vasut <marex@...x.de>,
        Maxime Coquelin <mcoquelin.stm32@...il.com>,
        Rob Herring <robh+dt@...nel.org>
CC:     <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>,
        <linux-stm32@...md-mailman.stormreply.com>
Subject: Re: [PATCH v2] ARM: dts: stm32: fix AV96 board SAI2 pin muxing on
 stm32mp15

On 10/4/21 11:03 AM, Olivier Moysan wrote:
> Fix SAI2A and SAI2B pin muxings for AV96 board on STM32MP15.
> Change sai2a-4 & sai2a-5 to sai2a-2 & sai2a-2.
> Change sai2a-4 & sai2a-sleep-5 to sai2b-2 & sai2b-sleep-2
> 
> Fixes: dcf185ca8175 ("ARM: dts: stm32: Add alternate pinmux for SAI2 pins on stm32mp15")
> 
> Signed-off-by: Olivier Moysan <olivier.moysan@...s.st.com>
> ---
>   arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 8 ++++----
>   1 file changed, 4 insertions(+), 4 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> index 5b60ecbd718f..2ebafe27a865 100644
> --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> @@ -1179,7 +1179,7 @@
>   		};
>   	};
>   
> -	sai2a_pins_c: sai2a-4 {
> +	sai2a_pins_c: sai2a-2 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 13, AF10)>, /* SAI2_SCK_A */
>   				 <STM32_PINMUX('D', 11, AF10)>, /* SAI2_SD_A */
> @@ -1190,7 +1190,7 @@
>   		};
>   	};
>   
> -	sai2a_sleep_pins_c: sai2a-5 {
> +	sai2a_sleep_pins_c: sai2a-2 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 13, ANALOG)>, /* SAI2_SCK_A */
>   				 <STM32_PINMUX('D', 11, ANALOG)>, /* SAI2_SD_A */
> @@ -1235,14 +1235,14 @@
>   		};
>   	};
>   
> -	sai2b_pins_c: sai2a-4 {
> +	sai2b_pins_c: sai2b-2 {
>   		pins1 {
>   			pinmux = <STM32_PINMUX('F', 11, AF10)>; /* SAI2_SD_B */
>   			bias-disable;
>   		};
>   	};
>   
> -	sai2b_sleep_pins_c: sai2a-sleep-5 {
> +	sai2b_sleep_pins_c: sai2b-sleep-2 {
>   		pins {
>   			pinmux = <STM32_PINMUX('F', 11, ANALOG)>; /* SAI2_SD_B */
>   		};
>

Applied on stm32-next.

Thanks
Alex

Powered by blists - more mailing lists