linux-kernel - Re: [PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 21 Oct 2021 10:35:31 -0600
From:   Mathieu Poirier <mathieu.poirier@...aro.org>
To:     Will Deacon <will@...nel.org>
Cc:     Suzuki K Poulose <suzuki.poulose@....com>, catalin.marinas@....com,
        anshuman.khandual@....com, mike.leach@...aro.org,
        leo.yan@...aro.org, maz@...nel.org, coresight@...ts.linaro.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v6 00/15] arm64: Self-hosted trace related errata
 workarounds

On Thu, Oct 21, 2021 at 09:53:14AM +0100, Will Deacon wrote:
> On Wed, Oct 20, 2021 at 09:42:07AM -0600, Mathieu Poirier wrote:
> > On Tue, Oct 19, 2021 at 05:31:38PM +0100, Suzuki K Poulose wrote:
> > > Suzuki K Poulose (15):
> > >   arm64: Add Neoverse-N2, Cortex-A710 CPU part definition
> > >   arm64: errata: Add detection for TRBE overwrite in FILL mode
> > >   arm64: errata: Add workaround for TSB flush failures
> > >   arm64: errata: Add detection for TRBE write to out-of-range
> > >   coresight: trbe: Add a helper to calculate the trace generated
> > >   coresight: trbe: Add a helper to pad a given buffer area
> > >   coresight: trbe: Decouple buffer base from the hardware base
> > >   coresight: trbe: Allow driver to choose a different alignment
> > >   coresight: trbe: Add infrastructure for Errata handling
> > >   coresight: trbe: Workaround TRBE errata overwrite in FILL mode
> > >   coresight: trbe: Add a helper to determine the minimum buffer size
> > >   coresight: trbe: Make sure we have enough space
> > >   coresight: trbe: Work around write to out of range
> > >   arm64: errata: Enable workaround for TRBE overwrite in FILL mode
> > >   arm64: errata: Enable TRBE workaround for write to out-of-range
> > >     address
> > > 
> > >  Documentation/arm64/silicon-errata.rst       |  12 +
> > >  arch/arm64/Kconfig                           | 111 ++++++
> > >  arch/arm64/include/asm/barrier.h             |  16 +-
> > >  arch/arm64/include/asm/cputype.h             |   4 +
> > >  arch/arm64/kernel/cpu_errata.c               |  64 +++
> > >  arch/arm64/tools/cpucaps                     |   3 +
> > >  drivers/hwtracing/coresight/coresight-trbe.c | 394 +++++++++++++++++--
> > >  7 files changed, 567 insertions(+), 37 deletions(-)
> > 
> > I have applied this set.
> 
> Mathieu -- the plan here (which we have discussed on the list [1]) is
> for the first four patches to be shared with arm64. Since you've gone
> ahead and applied the whole series, please can you provide me a stable
> branch with the first four patches only so that I can include them in
> the arm64 tree?
> 
> Failing that, I can create a branch for you to pull and apply the remaining
> patches on top.
> 
> Please let me know.

Coresight patches flow through Greg's tree and as such the coresight-next tree
gets rebased anyway.  I will remove the first 4 patches and push again.  By the
way do you also want to pick up patches 14 and 16 since they are concerned with
"arch/arm64/Kconfig" or should I keep them?

Thanks,
Mathieu

> 
> Thanks,
> 
> Will
> 
> [1] https://lore.kernel.org/all/20211008073229.GB32625@willie-the-truck/