lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sat, 23 Oct 2021 19:14:06 +0800 From: Flora Fu <flora.fu@...iatek.com> To: Matthias Brugger <matthias.bgg@...il.com>, Mark Brown <broonie@...nel.org>, Sumit Semwal <sumit.semwal@...aro.org> CC: <linux-kernel@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-mediatek@...ts.infradead.org>, <linux-media@...r.kernel.org>, <dri-devel@...ts.freedesktop.org>, <linaro-mm-sig@...ts.linaro.org>, Flora Fu <flora.fu@...iatek.com>, Yong Wu <yong.wu@...iatek.com>, Pi-Cheng Chen <pi-cheng.chen@...iatek.com> Subject: [RFC 10/13] arm64: dts: mt8192: Add APU-IOMMU nodes From: Yong Wu <yong.wu@...iatek.com> Add APU-IOMMI nodes Signed-off-by: Yong Wu <yong.wu@...iatek.com> Signed-off-by: Flora Fu <flora.fu@...iatek.com> --- arch/arm64/boot/dts/mediatek/mt8192.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi index 7014082637b0..d5e417a512a7 100644 --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi @@ -8,6 +8,7 @@ #include <dt-bindings/clock/mt8192-clk.h> #include <dt-bindings/interrupt-controller/arm-gic.h> #include <dt-bindings/interrupt-controller/irq.h> +#include <dt-bindings/memory/mt8192-larb-port.h> #include <dt-bindings/pinctrl/mt8192-pinfunc.h> #include <dt-bindings/power/mt8192-power.h> @@ -916,6 +917,14 @@ #clock-cells = <1>; }; + iommu_apu: m4u@...10000 { + compatible = "mediatek,mt8192-iommu-apu"; + reg = <0 0x19010000 0 0x1000>; + interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH 0>; + power-domains = <&apuspm 0>; + #iommu-cells = <1>; + }; + apu_conn: apu_conn@...20000 { compatible = "mediatek,mt8192-apu-conn", "syscon"; reg = <0 0x19020000 0 0x1000>; -- 2.18.0
Powered by blists - more mailing lists