lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YXsQwXj/ySV78+d6@robh.at.kernel.org>
Date:   Thu, 28 Oct 2021 16:06:09 -0500
From:   Rob Herring <robh@...nel.org>
To:     Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
Cc:     devicetree@...r.kernel.org, Kishon Vijay Abraham I <kishon@...com>,
        linux-kernel@...r.kernel.org, Rob Herring <robh+dt@...nel.org>,
        linux-phy@...ts.infradead.org, Vinod Koul <vkoul@...nel.org>,
        Masami Hiramatsu <mhiramat@...nel.org>,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v2 3/8] dt-bindings: phy: uniphier-pcie: Add bindings for
 NX1 SoC

On Wed, 20 Oct 2021 08:58:03 +0900, Kunihiko Hayashi wrote:
> Update PCIe-PHY binding document for UniPhier NX1 SoC. Add a compatible
> string for the SoC to the document.
> 
> Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>
> ---
>  Documentation/devicetree/bindings/phy/socionext,uniphier-pcie-phy.yaml | 1 +
>  1 file changed, 1 insertion(+)
> 

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ