[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <4ccafe75-ac55-c496-5d9c-c7f5d3976159@collabora.com>
Date: Fri, 29 Oct 2021 09:31:39 +0100
From: Guillaume Tucker <guillaume.tucker@...labora.com>
To: AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>,
linux-arm-kernel@...ts.infradead.org
Cc: catalin.marinas@....com, will@...nel.org, shawnguo@...nel.org,
bjorn.andersson@...aro.org, krzk@...nel.org,
geert+renesas@...der.be, vkoul@...nel.org,
jagan@...rulasolutions.com, agx@...xcpu.org,
biju.das.jz@...renesas.com, aford173@...il.com, nm@...com,
andrey.zhizhikin@...ca-geosystems.com, saravanak@...gle.com,
linux-kernel@...r.kernel.org, konrad.dybcio@...ainline.org,
marijn.suijten@...ainline.org, martin.botka@...ainline.org,
Collabora Kernel ML <kernel@...labora.com>,
"kernelci@...ups.io" <kernelci@...ups.io>
Subject: Re: [PATCH 1/2] arm64: defconfig: Add SC7180 GPUCC and DISPCC as
module
On 13/10/2021 11:56, AngeloGioacchino Del Regno wrote:
> SC_DISPCC_7180 and SC_GPUCC_7180 are not boot-critical clock
> controller drivers, but these are required in order to get
> DPU1/display support (so, to allow probing DRM_MSM) and Adreno
> GPU support, which are modules as well.
>
> This is being done as there are SC7180 device trees enabling
> support for this hardware, but not being probed due to these
> drivers not being built.
>
> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com>
Tested-by: "kernelci.org bot" <bot@...nelci.org>
https://staging.kernelci.org/test/plan/id/6177be0c2554c2fd1ba6c464/
Thanks,
Guillaume
> ---
> arch/arm64/configs/defconfig | 2 ++
> 1 file changed, 2 insertions(+)
>
> diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
> index 171848ace3ac..bb97baa5f1d8 100644
> --- a/arch/arm64/configs/defconfig
> +++ b/arch/arm64/configs/defconfig
> @@ -992,7 +992,9 @@ CONFIG_MSM_GCC_8994=y
> CONFIG_MSM_MMCC_8996=y
> CONFIG_MSM_GCC_8998=y
> CONFIG_QCS_GCC_404=y
> +CONFIG_SC_DISPCC_7180=m
> CONFIG_SC_GCC_7180=y
> +CONFIG_SC_GPUCC_7180=m
> CONFIG_SDM_CAMCC_845=m
> CONFIG_SDM_GCC_845=y
> CONFIG_SDM_GPUCC_845=y
>
Powered by blists - more mailing lists