lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 12 Nov 2021 00:04:11 +0100 From: Emil Renner Berthing <kernel@...il.dk> To: Linus Walleij <linus.walleij@...aro.org>, Arnd Bergmann <arnd@...db.de>, Olof Johansson <olof@...om.net> Cc: linux-riscv <linux-riscv@...ts.infradead.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@...r.kernel.org>, linux-clk <linux-clk@...r.kernel.org>, "open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>, "open list:SERIAL DRIVERS" <linux-serial@...r.kernel.org>, Palmer Dabbelt <palmer@...belt.com>, Paul Walmsley <paul.walmsley@...ive.com>, Rob Herring <robh+dt@...nel.org>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...nel.org>, Thomas Gleixner <tglx@...utronix.de>, Marc Zyngier <maz@...nel.org>, Philipp Zabel <p.zabel@...gutronix.de>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Daniel Lezcano <daniel.lezcano@...aro.org>, Andy Shevchenko <andriy.shevchenko@...ux.intel.com>, Jiri Slaby <jirislaby@...nel.org>, Maximilian Luz <luzmaximilian@...il.com>, Sagar Kadam <sagar.kadam@...ive.com>, Drew Fustini <drew@...gleboard.org>, Geert Uytterhoeven <geert@...ux-m68k.org>, Michael Zhu <michael.zhu@...rfivetech.com>, Fu Wei <tekkamanninja@...il.com>, Anup Patel <anup.patel@....com>, Atish Patra <atish.patra@....com>, Matteo Croce <mcroce@...rosoft.com>, Linux Kernel Mailing List <linux-kernel@...r.kernel.org>, soc@...nel.org Subject: Re: [PATCH v3 11/16] dt-bindings: pinctrl: Add StarFive JH7100 bindings On Tue, 9 Nov 2021 at 01:46, Linus Walleij <linus.walleij@...aro.org> wrote: > On Tue, Nov 2, 2021 at 5:12 PM Emil Renner Berthing <kernel@...il.dk> wrote: > > Add bindings for the GPIO/pin controller on the JH7100 RISC-V SoC by > > StarFive Ltd. This is a test chip for their upcoming JH7110 SoC. > > > > Signed-off-by: Emil Renner Berthing <kernel@...il.dk> > > --- > > > > @Linus: I'm really struggling to find a good way to describe how pin > > muxing works on the JH7100. As you can see I've now resorted to > > ascii-art to try to explain it, but please let me know if it's still > > unclear. > > This looks perfectly acceptable to me: > Reviewed-by: Linus Walleij <linus.walleij@...aro.org> Thank you. > As it appears to have some cross dependencies I assume > it will be merged through the SoC tree? I don't know. I've never tried this before, so whatever is easiest I guess. Do I do anything special other than cc'ing soc@...nel.org for v4 to make that happen? /Emil
Powered by blists - more mailing lists