[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20211119153248.419802-1-ariel.dalessandro@collabora.com>
Date: Fri, 19 Nov 2021 12:32:43 -0300
From: Ariel D'Alessandro <ariel.dalessandro@...labora.com>
To: alsa-devel@...a-project.org, linux-kernel@...r.kernel.org,
linuxppc-dev@...ts.ozlabs.org
Cc: Xiubo.Lee@...il.com, ariel.dalessandro@...labora.com,
bkylerussell@...il.com, broonie@...nel.org, festevam@...il.com,
kuninori.morimoto.gx@...esas.com, lgirdwood@...il.com,
michael@...rulasolutions.com, nicoleotsuka@...il.com,
perex@...ex.cz, shengjiu.wang@...il.com, tiwai@...e.com
Subject: [RFC patch 0/5] Support BCLK input clock in tlv320aic31xx
The tlv320aic31xx codec allows using BCLK as the input clock for PLL,
deriving all the frequencies through a set of divisors.
In this case, codec sysclk is determined by the hwparams sample
rate/format. So its frequency must be updated from the codec itself when
these are changed.
This patchset modifies the tlv320aic31xx driver to update its sysclk if
BCLK is used as the input clock. This allows to be used by the generic
fsl-asoc-card, without having to add a specific driver.
Ariel D'Alessandro (5):
ASoC: tlv320aic31xx: Fix typo in BCLK clock name
ASoC: tlv320aic31xx: Add support for pll_r coefficient
ASoC: tlv320aic31xx: Add divs for bclk as clk_in
ASoC: tlv320aic31xx: Handle BCLK set as PLL input configuration
ASoC: fsl-asoc-card: Support fsl,imx-audio-tlv320aic31xx codec
sound/soc/codecs/tlv320aic31xx.c | 105 ++++++++++++++++++++-----------
sound/soc/codecs/tlv320aic31xx.h | 2 +-
sound/soc/fsl/fsl-asoc-card.c | 12 ++++
3 files changed, 83 insertions(+), 36 deletions(-)
--
2.30.2
Powered by blists - more mailing lists