[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CACRpkdY8Vw-UGGmFEGzXYd_tVf7Sv252UPrBhd_jmrmW0T7uWg@mail.gmail.com>
Date: Mon, 22 Nov 2021 00:28:53 +0100
From: Linus Walleij <linus.walleij@...aro.org>
To: Rajendra Nayak <rnayak@...eaurora.org>
Cc: bjorn.andersson@...aro.org, agross@...nel.org,
linux-arm-msm@...r.kernel.org, linux-gpio@...r.kernel.org,
linux-kernel@...r.kernel.org, psodagud@...eaurora.org,
dianders@...omium.org, swboyd@...omium.org
Subject: Re: [PATCH v3 1/2] pinctrl: qcom: Add egpio feature support
On Tue, Nov 16, 2021 at 6:38 AM Rajendra Nayak <rnayak@...eaurora.org> wrote:
> From: Prasad Sodagudi <psodagud@...eaurora.org>
>
> egpio is a scheme which allows special power Island Domain IOs
> (LPASS,SSC) to be reused as regular chip GPIOs by muxing regular
> TLMM functions with Island Domain functions.
> With this scheme, an IO can be controlled both by the cpu running
> linux and the Island processor. This provides great flexibility to
> re-purpose the Island IOs for regular TLMM usecases.
>
> 2 new bits are added to ctl_reg, egpio_present is a read only bit
> which shows if egpio feature is available or not on a given gpio.
> egpio_enable is the read/write bit and only effective if egpio_present
> is 1. Once its set, the Island IO is controlled from Chip TLMM.
> egpio_enable when set to 0 means the GPIO is used as Island Domain IO.
>
> To support this we add a new function 'egpio' which can be used to
> set the egpio_enable to 0, for any other TLMM controlled functions
> we set the egpio_enable to 1.
>
> Signed-off-by: Prasad Sodagudi <psodagud@...eaurora.org>
> Signed-off-by: Rajendra Nayak <rnayak@...eaurora.org>
This patch 1/2 does not have Bjorn's ACK but since he acked
patch 2 I just applied both anyway, Bjorn if you don't like this
just tell me and I pull them out again.
Yours,
Linus Walleij
Powered by blists - more mailing lists