linux-kernel - Re: [PATCH v3 2/3] dt-bindings: staging: Add the binding documentation for ZHOUYI AI accelerator

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <YaQo81xyEkZpqXnc@robh.at.kernel.org>
Date:   Sun, 28 Nov 2021 19:12:19 -0600
From:   Rob Herring <robh@...nel.org>
To:     Cai Huoqing <caihuoqing@...du.com>
Cc:     Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
        devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
        linux-staging@...ts.linux.dev
Subject: Re: [PATCH v3 2/3] dt-bindings: staging: Add the binding
 documentation for ZHOUYI AI accelerator

On Fri, Nov 26, 2021 at 10:19:00AM +0800, Cai Huoqing wrote:
> ZHOUYI NPU is an AI accelerator chip which is integrated into ARM SOC,
> such as Allwinner R329 SOC.
> Add the binding documentation for ZHOUYI AI accelerator.
> 
> Signed-off-by: Cai Huoqing <caihuoqing@...du.com>
> ---
> v2->v3:
>         *Fix unit_address_format, avoid leading 0s.
> 
>  .../bindings/staging/arm,zynpu.yaml           | 61 +++++++++++++++++++
>  1 file changed, 61 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/staging/arm,zynpu.yaml
> 
> diff --git a/Documentation/devicetree/bindings/staging/arm,zynpu.yaml b/Documentation/devicetree/bindings/staging/arm,zynpu.yaml
> new file mode 100644
> index 000000000000..d452c08ab4a3
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/staging/arm,zynpu.yaml
> @@ -0,0 +1,61 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/staging/arm,zynpu.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: ARM ZHOUYI AI accelerator bindings
> +
> +maintainers:
> +  - Cai Huoqing <caihuoqing@...du.com>
> +
> +description:
> +  Supports ZHOUYI AI accelerator in ARM SOC.
> +
> +properties:
> +  compatible:
> +    const: armchina,zhouyi-v1
> +
> +  reg:
> +    maxItems: 1
> +
> +  device_type:

device_type is deprecated except for a couple of uses.

> +    const: zynpu
> +
> +  cma-reserved-bytes:
> +    default: 0

Use 'memory-region' and your own carve out if you need this, but do you 
really need this in DT? Is this fixed for a given board/platform rather 
than something a user would want to tune?


> +
> +  interrupts:
> +    maxItems: 1
> +
> +  clocks:
> +    maxItems: 3

You must define what each clock is and the order.

> +
> +required:
> +  - compatible
> +  - reg
> +  - device_type
> +  - cma-reserved-bytes
> +  - interrupts
> +  - clocks
> +
> +additionalProperties: false
> +
> +examples:
> +  - |
> +    #include <dt-bindings/interrupt-controller/arm-gic.h>
> +    soc {
> +        #address-cells = <2>;
> +        #size-cells = <2>;
> +        zynpu@...0000 {
> +            compatible = "armchina,zhouyi-v1";
> +            reg = <0x0 0x3050000 0x0 0x1000>;
> +            device_type = "zynpu";
> +            cma-reserved-bytes = <0x2600000>;
> +            interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>;
> +            clocks = <&clk_zynpu>,
> +                     <&clk_pll_zynpu>,
> +                     <&clk_zynpu_slv>;
> +        };
> +    };
> +...
> -- 
> 2.25.1
> 
>