lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Thu, 2 Dec 2021 19:30:11 +0900
From:   "Chanho Park" <chanho61.park@...sung.com>
To:     "'Sam Protsenko'" <semen.protsenko@...aro.org>,
        "'Krzysztof Kozlowski'" <krzysztof.kozlowski@...onical.com>,
        "'Rob Herring'" <robh+dt@...nel.org>
Cc:     "'Jaewon Kim'" <jaewon02.kim@...sung.com>,
        "'David Virag'" <virag.david003@...il.com>,
        "'Youngmin Nam'" <youngmin.nam@...sung.com>,
        "'Wolfram Sang'" <wsa@...nel.org>,
        "'Arnd Bergmann'" <arnd@...db.de>, <linux-i2c@...r.kernel.org>,
        <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>, <linux-samsung-soc@...r.kernel.org>
Subject: RE: [PATCH 5/6] i2c: exynos5: Add bus clock support

> In new Exynos SoCs (like Exynos850) where HSI2C is implemented as a part
> of USIv2 block, there are two clocks provided to HSI2C controller:
>   - PCLK: bus clock (APB), provides access to register interface
>   - IPCLK: operating IP-core clock; SCL is derived from this one
> 
> Both clocks have to be asserted for HSI2C to be functional in that case.
> 
> Add code to obtain and enable/disable PCLK in addition to already handled
> operating clock. Make it optional though, as older Exynos SoC variants
> only have one HSI2C clock.
> 
> Signed-off-by: Sam Protsenko <semen.protsenko@...aro.org>

Reviewed-by: Chanho Park <chanho61.park@...sung.com>

Best Regards,
Chanho Park


Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ