linux-kernel - Re: [PATCH] wilc1000: Add reset/enable GPIO support to SPI driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <3dc58b44-98c4-c733-1170-e587a9ad7efc@microchip.com>
Date:   Thu, 2 Dec 2021 15:58:27 +0000
From:   <Ajay.Kathat@...rochip.com>
To:     <davidm@...uge.net>, <kvalo@...eaurora.org>
CC:     <davem@...emloft.net>, <kuba@...nel.org>, <robh+dt@...nel.org>,
        <Claudiu.Beznea@...rochip.com>, <adham.abozaeid@...rochip.com>,
        <linux-wireless@...r.kernel.org>, <netdev@...r.kernel.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] wilc1000: Add reset/enable GPIO support to SPI driver

On 02/12/21 09:25, David Mosberger-Tang wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> This patch is based on similar code from the linux4sam/linux-at91 GIT
> repository.
>
> For the SDIO driver, the RESET/ENABLE pins of WILC1000 may be
> controlled through the SDIO power sequence driver.  This commit adds
> analogous support for the SPI driver.  Specifically, during bus
> probing, the chip will be reset-cycled and during unloading, the chip
> will be placed into reset and disabled (both to reduce power
> consumption and to ensure the WiFi radio is off).
>
> Both RESET and ENABLE GPIOs are optional.  However, if the ENABLE GPIO
> is specified, then the RESET GPIO also must be specified as otherwise
> there is no way to ensure proper timing of the ENABLE/RESET sequence.
>
> Signed-off-by: David Mosberger-Tang <davidm@...uge.net>


Thanks!


Acked-by: Ajay Singh <ajay.kathat@...rochip.com>