[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20211206153124.427102-1-virag.david003@gmail.com>
Date: Mon, 6 Dec 2021 16:31:14 +0100
From: David Virag <virag.david003@...il.com>
To: unlisted-recipients:; (no To-header on input)
Cc: Sam Protsenko <semen.protsenko@...aro.org>,
David Virag <virag.david003@...il.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Rob Herring <robh+dt@...nel.org>,
Sylwester Nawrocki <s.nawrocki@...sung.com>,
Tomasz Figa <tomasz.figa@...il.com>,
Chanwoo Choi <cw00.choi@...sung.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org
Subject: [PATCH v4 0/7] Initial Samsung Galaxy A8 (2018) support
Add basic initial support for the Samsung Galaxy A8 (2018) smartphone.
This phone is also known as "jackpotlte" and under the model name
"SM-A530F". In its current state this should work on most if not all
Exynos7885 phones/devices released.
As of now, it supports I2C nodes (all disabled by default) and UART
console with basic clock support in place.
To access the UART console on the A8, there are two methods:
-You can open up the device and solder directly to some debug pins
close to the display connector.
-Through I2C you can set the S2MU004 MFD chip to multiplex the SoC's
UART lines to the d+ and d- on the USB Type-C port of the device.
Note that UART works on 1.8 volts, so plugging in a normal USB cable
while multiplexed to UART may fry the SoC.
Everything was tested through UART by using a minimal driver that sets
the S2MU004 to multiplex UART.
The preferred way to boot this device is by using my Minimal S-Boot
Wrapper [1] to work around some issues caused by the stock, and
non-replacable Samsung S-Boot bootloader.
Changes in v2:
- Added R-b tags by Krzysztof Kozlowski
- Moved dt-bindings patches to the beginning of the series
- Fixed double : in 7885 CMU bindings
- Fixed multiple double line breaks
- Made Exynos850 and 7885 clock drivers share some code in a new patch
- Lots of dts/dtsi fixes
Changes in v3:
- Fix SPDX comment style in clk-exynos-arm64.h
- Fix typo in dts comment
Changes in v4:
- Fixed leading 0x in clock-controller nodes
- Fixed missing headers in clock driver patches
- "__SAMSUNG_CLK_ARM64_H" -> "__CLK_EXYNOS_ARM64_H" in
clk-exynos-arm64.h everywhere (only the comment at the end had the
latter by accident)
- Added R-b tag by Krzysztof Kozlowski to pll1417x patch
- Actually suffixed pin configuration node names with "-pins"
- Seperated Cortex-A53 and Cortex-A73 PMU
[1] https://github.com/VDavid003/minimal_sboot_wrapper
David Virag (7):
dt-bindings: clock: Add bindings definitions for Exynos7885 CMU
dt-bindings: clock: Document Exynos7885 CMU bindings
dt-bindings: arm: samsung: document jackpotlte board binding
clk: samsung: Make exynos850_register_cmu shared
clk: samsung: clk-pll: Add support for pll1417x
clk: samsung: Add initial Exynos7885 clock driver
arm64: dts: exynos: Add initial device tree support for Exynos7885 SoC
.../bindings/arm/samsung/samsung-boards.yaml | 6 +
.../clock/samsung,exynos7885-clock.yaml | 166 ++++
arch/arm64/boot/dts/exynos/Makefile | 7 +-
.../boot/dts/exynos/exynos7885-jackpotlte.dts | 95 ++
.../boot/dts/exynos/exynos7885-pinctrl.dtsi | 865 ++++++++++++++++++
arch/arm64/boot/dts/exynos/exynos7885.dtsi | 438 +++++++++
drivers/clk/samsung/Makefile | 2 +
drivers/clk/samsung/clk-exynos-arm64.c | 94 ++
drivers/clk/samsung/clk-exynos-arm64.h | 20 +
drivers/clk/samsung/clk-exynos7885.c | 597 ++++++++++++
drivers/clk/samsung/clk-exynos850.c | 88 +-
drivers/clk/samsung/clk-pll.c | 1 +
drivers/clk/samsung/clk-pll.h | 1 +
include/dt-bindings/clock/exynos7885.h | 115 +++
14 files changed, 2408 insertions(+), 87 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/samsung,exynos7885-clock.yaml
create mode 100644 arch/arm64/boot/dts/exynos/exynos7885-jackpotlte.dts
create mode 100644 arch/arm64/boot/dts/exynos/exynos7885-pinctrl.dtsi
create mode 100644 arch/arm64/boot/dts/exynos/exynos7885.dtsi
create mode 100644 drivers/clk/samsung/clk-exynos-arm64.c
create mode 100644 drivers/clk/samsung/clk-exynos-arm64.h
create mode 100644 drivers/clk/samsung/clk-exynos7885.c
create mode 100644 include/dt-bindings/clock/exynos7885.h
--
2.34.1
Powered by blists - more mailing lists