[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <163879053288.15266.2451470623160398574.b4-ty@arm.com>
Date: Mon, 6 Dec 2021 11:35:42 +0000
From: Lorenzo Pieralisi <lorenzo.pieralisi@....com>
To: Krzysztof Wilczyiński <kw@...ux.com>,
Bjorn Helgaas <bhelgaas@...gle.com>,
Jianjun Wang <jianjun.wang@...iatek.com>,
Ryder Lee <ryder.lee@...iatek.com>,
qizhong cheng <qizhong.cheng@...iatek.com>
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
linux-kernel@...r.kernel.org, linux-mediatek@...ts.infradead.org,
linux-pci@...r.kernel.org,
Chuanjia Liu <chuanjia.liu@...iatek.com>,
linux-arm-kernel@...ts.infradead.org,
Jiey Yang <ot_jiey.yang@...iatek.com>
Subject: Re: [PATCH] PCI: mediatek: Delay 100ms to wait power and clock to become stable
On Thu, 4 Nov 2021 14:21:44 +0800, qizhong cheng wrote:
> Described in PCIe CEM specification setctions 2.2 (PERST# Signal) and
> 2.2.1 (Initial Power-Up (G3 to S0)). The deassertion of PERST# should
> be delayed 100ms (TPVPERL) for the power and clock to become stable.
>
>
Applied to pci/mediatek, thanks!
[1/1] PCI: mediatek: Delay 100ms to wait power and clock to become stable
https://git.kernel.org/lpieralisi/pci/c/1fa610f217
Thanks,
Lorenzo
Powered by blists - more mailing lists