[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20211208174356.1997855-1-yazen.ghannam@amd.com>
Date: Wed, 8 Dec 2021 17:43:52 +0000
From: Yazen Ghannam <yazen.ghannam@....com>
To: <linux-edac@...r.kernel.org>
CC: <linux-kernel@...r.kernel.org>, <bp@...en8.de>,
<mchehab@...nel.org>, <tony.luck@...el.com>, <james.morse@....com>,
<rric@...nel.org>, <Smita.KoralahalliChannabasappa@....com>,
<william.roche@...cle.com>, "Yazen Ghannam" <yazen.ghannam@....com>
Subject: [PATCH 0/4] AMD Family 19h Models 10h-1Fh Updates
Hi all,
This set adds support for AMD Family 19h Models 10h-1Fh and A0h-AFh.
Patch 1 adds some new memory types into EDAC.
Patch 2 adds the PCI IDs, family structures, etc. for the new models.
Patch 3 is a small fixup on how some registers are checked.
Patch 4 adds register offset and other minor changes introduced with
these new models.
This set is based on the following branches:
- tip/master
- ras/edac-for-next
- groeck/linux-staging/hwmon-next
The following commit in hwmon-next is needed for functional support of
this set.
49e90c39d0be ("x86/amd_nb: Add AMD Family 19h Models (10h-1Fh) and (A0h-AFh) PCI IDs")
Thanks,
Yazen
Yazen Ghannam (4):
EDAC: Add RDDR5 and LRDDR5 memory types
EDAC/amd64: Add support for AMD Family 19h Models 10h-1Fh and A0h-AFh
EDAC/amd64: Check register values from all UMCs
EDAC/amd64: Add DDR5 support and related register changes
drivers/edac/amd64_edac.c | 93 +++++++++++++++++++++++++++++++++++----
drivers/edac/amd64_edac.h | 16 ++++++-
drivers/edac/edac_mc.c | 2 +
include/linux/edac.h | 6 +++
4 files changed, 107 insertions(+), 10 deletions(-)
--
2.25.1
Powered by blists - more mailing lists