[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAPLW+4kPxmjqt3m3er4yHCsUPr9GrxTtkZB0hZZVvNB5k43QJw@mail.gmail.com>
Date: Thu, 9 Dec 2021 16:07:11 +0200
From: Sam Protsenko <semen.protsenko@...aro.org>
To: Wolfram Sang <wsa@...nel.org>,
Sam Protsenko <semen.protsenko@...aro.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Rob Herring <robh+dt@...nel.org>,
Jaewon Kim <jaewon02.kim@...sung.com>,
Chanho Park <chanho61.park@...sung.com>,
David Virag <virag.david003@...il.com>,
Youngmin Nam <youngmin.nam@...sung.com>,
Arnd Bergmann <arnd@...db.de>, linux-i2c@...r.kernel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org
Subject: Re: [PATCH v2 RESEND 5/8] i2c: exynos5: Add bus clock support
On Thu, 9 Dec 2021 at 11:11, Wolfram Sang <wsa@...nel.org> wrote:
>
> On Sat, Dec 04, 2021 at 11:58:17PM +0200, Sam Protsenko wrote:
> > In new Exynos SoCs (like Exynos850) where HSI2C is implemented as a
> > part of USIv2 block, there are two clocks provided to HSI2C controller:
> > - PCLK: bus clock (APB), provides access to register interface
> > - IPCLK: operating IP-core clock; SCL is derived from this one
> >
> > Both clocks have to be asserted for HSI2C to be functional in that case.
> >
> > Add code to obtain and enable/disable PCLK in addition to already
> > handled operating clock. Make it optional though, as older Exynos SoC
> > variants only have one HSI2C clock.
> >
> > Signed-off-by: Sam Protsenko <semen.protsenko@...aro.org>
> > Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
> > Reviewed-by: Chanho Park <chanho61.park@...sung.com>
>
> This one doesn't apply here? What tree is this based on?
>
Based on linux-next. Might got outdated, or maybe I had some debug
patches in my branch at the time. Anyway, I've sent v3 only for this
patch [1]. Can you please try to apply that one?
Thanks!
[1] https://lkml.org/lkml/2021/12/9/584
Powered by blists - more mailing lists