[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YbhqNY/w36XT5zx0@aurel32.net>
Date: Tue, 14 Dec 2021 10:56:05 +0100
From: Aurelien Jarno <aurelien@...el32.net>
To: Palmer Dabbelt <palmer@...belt.com>,
Vincent Pelletier <plr.vincent@...il.com>
Cc: linux-kernel@...r.kernel.org, robh+dt@...nel.org,
Paul Walmsley <paul.walmsley@...ive.com>,
aou@...s.berkeley.edu,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
"open list:RISC-V ARCHITECTURE" <linux-riscv@...ts.infradead.org>
Subject: Re: [PATCH] riscv: dts: enable more DA9063 functions for the SiFive
HiFive Unmatched
On 2021-12-13 18:13, Palmer Dabbelt wrote:
> On Mon, 08 Nov 2021 13:46:29 PST (-0800), aurelien@...el32.net wrote:
> > The DA9063 PMIC found on the SiFive HiFive Unmatched also provides an
> > RTC, a watchdog and the power button input.
> >
> > Signed-off-by: Aurelien Jarno <aurelien@...el32.net>
> > ---
> > arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dts | 12 ++++++++++++
> > 1 file changed, 12 insertions(+)
> >
> > diff --git a/arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dts b/arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dts
> > index 2e4ea84f27e7..c357b48582f7 100644
> > --- a/arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dts
> > +++ b/arch/riscv/boot/dts/sifive/hifive-unmatched-a00.dts
> > @@ -70,6 +70,10 @@ pmic@58 {
> > interrupts = <1 IRQ_TYPE_LEVEL_LOW>;
> > interrupt-controller;
> >
> > + onkey {
> > + compatible = "dlg,da9063-onkey";
> > + };
> > +
> > regulators {
> > vdd_bcore1: bcore1 {
> > regulator-min-microvolt = <900000>;
> > @@ -205,6 +209,14 @@ vdd_ldo11: ldo11 {
> > regulator-always-on;
> > };
> > };
> > +
> > + rtc {
> > + compatible = "dlg,da9063-rtc";
> > + };
> > +
> > + wdt {
> > + compatible = "dlg,da9063-watchdog";
> > + };
> > };
> > };
Thanks. However, wouldn't be better to merged this patch and the whole
series instead:
http://lists.infradead.org/pipermail/linux-riscv/2021-November/010234.html
Regards,
Aurelien
--
Aurelien Jarno GPG: 4096R/1DDD8C9B
aurelien@...el32.net http://www.aurel32.net
Powered by blists - more mailing lists