[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1639850906.470783.72439.nullmailer@robh.at.kernel.org>
Date: Sat, 18 Dec 2021 12:08:26 -0600
From: Rob Herring <robh@...nel.org>
To: Thierry Reding <thierry.reding@...il.com>
Cc: linux-tegra@...r.kernel.org,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
linux-kernel@...r.kernel.org, Rob Herring <robh+dt@...nel.org>,
Jon Hunter <jonathanh@...dia.com>, devicetree@...r.kernel.org
Subject: Re: [PATCH 3/5] dt-bindings: memory: Add Tegra114 memory controller bindings
On Fri, 17 Dec 2021 17:59:17 +0100, Thierry Reding wrote:
> From: Thierry Reding <treding@...dia.com>
>
> Document the bindings for the memory controller found on Tegra114 SoCs.
>
> Signed-off-by: Thierry Reding <treding@...dia.com>
> ---
> .../nvidia,tegra114-mc.yaml | 85 +++++++++++++++++++
> 1 file changed, 85 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/memory-controllers/nvidia,tegra114-mc.yaml
>
Running 'make dtbs_check' with the schema in this patch gives the
following warnings. Consider if they are expected or the schema is
incorrect. These may not be new warnings.
Note that it is not yet a requirement to have 0 warnings for dtbs_check.
This will change in the future.
Full log is available here: https://patchwork.ozlabs.org/patch/1570202
memory-controller@...19000: '#reset-cells' is a required property
arch/arm/boot/dts/tegra114-dalmore.dt.yaml
arch/arm/boot/dts/tegra114-roth.dt.yaml
arch/arm/boot/dts/tegra114-tn7.dt.yaml
Powered by blists - more mailing lists